

Printer Dover

Spruce version 11.2 -- spooler version 11.2

File: ContA-apcRev-Da.sil etc.

Creation date: 7-Oct-81 17:17:08

For: Spruce

35 total sheets = 34 pages, 1 copy.

Problems encountered:

Font HELVETICA24B substituted for font HELVE24.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.

Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.



Not impl.: brightness, hue, saturation, show-object, show-dots-opaque, dots from files.


DORADO SCHEMATICS









Control A














Table of contents

<u>TITLE</u>	<u>Page</u>
MIR- right half _____	01
CP Interface and Set MIR _____	02
JCN Decoding _____	03
FF Decoding _____	04
LinkX and Conditional Branch _____	05
Main Data Path, Bits 00 - 15 _____	06 - 19
Control Slices for Data Path _____	20 - 21
Ready Logic 1 _____	22
Ready Logic 2 _____	23
Wakeup Priority Encoder _____	24
Task Switch logic _____	25
Task Registers:	
HTASK, BNT, CTASK, CTD, NEXT _____	26
Phase generator _____	27
Midas 1 _____	28
Midas 2 _____	29
Clocks _____	30
PreClock generator _____	31
Memory System Clock generator _____	32
Layout _____	33














NOTE: TakingOff is aborted and HOLD is requested if Switch is pending when TaskingOff is executed





CONDITIONAL BRANCHING


















































Note: choose IsNext' into fastest MC104 inputs




NOTE !!!
Model0 Notify uses inverted FFs. These are uninverted; e.g. FF = 361b is Notify[1]

Prevent loading when IsNext lies














Prevent loading when IsNext lies



about 11 chips

NOTE: choose IsNext' into
fastest MC104 inputs



These Can Lie !!


NOTE !!!

Model0 Notify
uses inverted
FFs. These are
uninverted, e.g.
FF = 371b is
Notify[9]


NOTE:
wire-ORs
above

(XX.X) = GATE DELAY

Prevent loading
when IsNext lies














Prevent loading
when IsNext lies



about 11 chips

REQUEST NUMBERS
IN FONT 2 ARE OCTAL



TIMING:

3.3

3.8

7.1 + wire OR

3 - 121


3 - 102

2 - 109





1 - 101

could be 102


9 chips




(XX.X) = GATE DELAY
 [XX.X] = AVAILABLE AT












Note: cannot clear BNT
 is this an initialization problem??



BNT clks not frozen
 should be DONT CARE










This term just for TLinkX & WTPC




about 16 chips





Whatever1	P1 SPARE
16	P16 a5
8	P8
Whatever1	P1 SPARE
16	P16 a6
8	P8
Whatever1	P1 SPARE
16	P16 d16
8	P8
Whatever1	P1 SPARE
16	P16 e16
8	P8
Whatever1	P1 SPARE
16	P16 f18
8	P8
Whatever1	P1 SPARE
16	P16 h15
8	P8
Whatever1	P1 SPARE
16	P16 h20
8	P8
Whatever1	P1 SPARE
16	P16 i8
8	P8
Whatever1	P1 SPARE
16	P16 i16
8	P8
Whatever1	P1 SPARE
16	P16 j21
8	P8
Whatever1	P1 SPARE
16	P16 k8
8	P8
Whatever1	P1 SPARE
16	P16 i9
8	P8
Whatever1	P1 SPARE
16	P16 i23
8	P8

MultiWire
spares



C														CP INTERFACE										TWReq1-8		RSTK		CLOCK		B
A	MRHPE		BNTGtCT		dCSOut		TWReq9-15		dCSOut		93	a	80	h	64	i	48	j	33	k	20	l								
1	CPStrobe 161 2	dTLINK 189 159	dTLINK 231 159	dTLINK 231 159	RBMux 4,12-15 197	dTLINK 571 159	SetMIR 172 2	SetMIR 172 2	SetMIR 172 2	CramClk Phase4 231	CLKEN 231	RAWClk 210	1																	
2	MIR/BGtCT 2,25 210	DrBMux 189 159	DrBMux 231 159	DrBMux 231 159	DrBMux 671 159	CPREG-0 176	CPREG-1 176	CPREG-1 176	CLOCK 176 2	CONTROL 176 2	CLKEN 231	CLKEN 231	2																	
3	CPREG-0 176	MLINK 189 159	MLINK 231 159	MLINK 231 159	MLINK 671 159	JAM 197		dMCE OR 32,32C,2 103	dStpRun 176	MU 000	SCycle 27 MemSH' 30 231	MEMCLKEN 231	3																	
4	TLINK 145	TLINK 145	TLINK 145	TLINK 145	TLINKX 145 5	dTLINKX F16 5	MemRun 104	TLINKEn 121	sPh0,d.. 31,27,27,28 104	Stp/run 231	SC(NF) 231	MEMCLKEN 231	4																	
5		MU 020	MU 030	MU 040	TLINKX bypass 197 5	LINKX 231 5	inverter 195	CLK2 30,30,.... 176	bClkEn 210	Err/dSC 117	2,3 231 25	RunRfsh 231	5																	
6		NOTIFY 162		CLK 210	dWTL 109	LINKX 231 5	CTD 231	MU 010	CLK 210	CLK 210	TPCI/CTD 117	FH 231	6																	
7	MU 360	PREEMPT 162	CLK 210	CIAInc 176	MU 330		dCTD 231	clk/Freez 210	CLK 210	TPCScIk CIA 117	0,1 231		7																	
8		SETREADY 104				IS 161	TLink 100	BNT 141		CTASK 231		bSC 27,B 211	8																	
9		READY F00		3*23,D F00	MU 270	NEXT 161	Addr 100		MU 170		LoadLink 121		9																	
10		TWREQ 1664		3*23,D 1664	MU 370	PE 121		BNxtEn 166	PE>TN 166	CT = NX = 0 109	DMD 176	MIDAS 171	10																	
11		ToPE drivers 104		3*23,4 104	MU 260			PE>TN 166	bPE 101	PE = CT 113	CALL 104	DMD 176	11																	
12		BLINK 176	ToPE rcvrs 109	3*24, d101 109	PRECLK 210	PRECLK 210	TPCI 176	TPCAd 1662	TPCI 176	TPCI 176			12																	
13	4,4,c,4 102	LINK F16	BLINK CIAInc 176		PRECLK 210	PRECLK 210	pNext 159	TPC 145	TPC 145	TPC 145	TPC 145		13																	
14		dBLINK 159	LINK F16	LINK F16	LINK F16	SWUp 231	MU 350	NEXT 159	TPIM 173	TPIM 173	TPIM 173	TPIM 173	14																	
15	5,5,5,4 102	FFBR 162 5	dBLINK 159	dBLINK 159	dBLINK 159	SWUp 231		TPCO F16	TPCO F16	TPCO F16	TPCO F16		15																	
16		4,4,5,4 100 4	MU 320		dSWup 1660	STKSEL 231 1,C	MU 340		CIA' 176	CIA' 176	CIA' 176		16																	
17			clk1 4*4 BLINK 6,8 176	T2 3,4, 26,26 176	MU 060	dSWdwn 1660	MU 050		CIA ADDER 105		CIA 195	clk1 4*28,4,g 176	17																	
18	bFF 212 1		CLK 210	CLK 210	IMRH 170 1		RA 159	CIA 195	CLK 210	CLK 210	CIA 195	bTNIA 197	18																	
19	FB = 161 4	MU 310	CLK 210	JBr 162 5	IMRH 170 1	Hold 211	bJCN 212 1	RA 159	TNIA 0-3 159	CLK/SW 212	RA 159	RA 159	19																	
20		bFF 109 4	DoCBrr 121 5	RW... 161 3	MU 070	RptCur 1660	bJCN 212 1		BNPC 158	bTNIA 197	BNPC 158	BNPC 158	20																	
21		FC = 161 4	DoCBrr 121 5	3,3,5,3 102	RETURN 210 3	MU 300	BNPC 158	bTNIA 197	bTNIA 159			Midas 4*28 197 fh	21																	
22	bFF 212 1	bFF 212 1	DoCBrr 5 PreEmp 1662	LocalBr 210 3,5	IFUNext 210 3	CBrr/LJ 210 3	TNIA 159	8 121	TNIA 101	13 121	105	Midas 164	22																	
23	FF2,3 231 1	FF6,7 231 1	JCN0,1 231 1	JCN2or3 231 1	IMRH,BLK 231 1	CBrr 211 3	6 121	7 121	9 TNIA 121	12 121	14 121		23																	
24	FF0,1 231 1	FF4,5 231 1	JCN4,5 231 1	JCN2,3 231 1	JCN6,7 231 1	FFok 211 3	4 121	5 121	10 121	11 121	15 121	Midas 102	24																	
C																								D						
E	a	11	b	26	c	39	d	55	e	70	f	86	99	g	114	h	129	i	143	j	159	k	174	l						
	NEXT BLOCK		HOLD' FFOK		dMIR FF0-3		dMIR BrCond		FF4-7		TNIA0-7		BNPC0-2		IFADR		TNIA/BNPC		BrCond		SW		DMUX							
	XEROX PARC		Project Dorado		Reference Control A Layout		File ContA33.sil		Designer Pier		Rev Da		Date 7/13/79		Page 33															