

VC Formal Lab

Formal Property Verification (FPV) App

Spec to Signoff

Learning Objectives

In this VC Formal lab, you will use a fifo example to learn to do the following:

Step 1: FPV

- Read the spec provided in this document
- Write SVA as per suggestions provided in checker file
- Setup environment for FPV and verify the design using assertions you have created
- Determine root cause and fix CEXs if any

Step 2: Formal Signoff

- Re-visit your FPV setup and instrument Coverage & Faults for analysis
- Re-run FPV and compute Formal Core to assess code coverage of proven assertions
- Root cause Formal Core holes and add assertions if needed
- Exclude and save manual exclusions
- Invoke and Run FTA
- Root cause Non-Activated, Non-Formalcore and Non-Detected faults and add assertions if needed



Lab Duration:
120 minutes

PRE-REQUISITES:

Familiarity with the SystemVerilog Assertion (SVA) language and knowledge of basic formal verification concepts are required for this lab.

Files Location

All files for this VC Formal lab are in directory:

\$VC_STATIC_HOME/doc/vcst/examples/FPV/Spec_to_Signoff/

Directory Structure	
Spec_to_Signoff	Lab main directory
README_VCFormal_Spec_to_Signoff.pdf	Lab instructions
design/	Verilog RTL code of the Device Under Test (DUT)
sva/	SVA properties to check functionality of the DUT
run/	Run directory
solution/	Solution directory

Resources

The following resources are available for in-depth guidance regarding VC Formal usage, commands, and variables.

VC Formal User Guide:

\$VC_STATIC_HOME/doc/vcst/VC_Forma Docs/VC_Forma_UG.pdf


VC Formal Apps Quick References Guides:

\$VC_STATIC_HOME/doc/vcst/VC_Forma Docs/Quick_Reference_Guides/

VC Formal Apps Tcl Templates:

\$VC_STATIC_HOME/doc/vcst/VC_Forma Docs/Quick_Reference_Guides/vcf_tcl_templates/

First In First Out (FIFO)



FIFO Spec

- Design should write data and read data in a First In First Out order and handle up to 16 transfers.
- When the design has no more free space the full flag should be raised
- When the full flag is high, `push_ack` must be low.
- When `push_req` is high and `push_ack` low, `push_req` must be kept high and `data_in` stable.
- When the design has no data inside the empty flag should be raised
- When the empty flag is high, **`pop_ack`** must be low.
- When **`pop_req`** is high and **`pop_ack`** low, **`pop_req`** must be kept high.
- Data comes out of the pop interface 1 cycle after **`pop_req`** and **`pop_ack`** are high together.
- When a gap of 5 or more cycles appears between **`push_reqs`** timeout should be set

Step 1: FPV

Prepare your Formal Environment

1. Load VC Formal and Verdi to set up the tool and required licenses

```
% module load vcstatic
% module load verdi
```

2. Change your working directory to sva

```
$ cd sva
```

Now you are ready to begin the lab.

Create FIFO Checker from Spec

1. Open the “fifo_sva.sv” file. There are five questions embedded as comments, e.g.

```
// Q1. Complete the assumes described in the labels below
//
// In absence of push_ack, data in and push request
// is held stable
am_push_req_stable_when_no_ack:
    assume property (`clk_rst (push_req && !push_ack) | =>

am_data_in_stable_when_no_ack:
    assume property (`clk_rst

// If pop_req is asserted and pop_ack is low,
// pop_req should be held stable
am_pop_req_stable_when_no_ack:
    assume property (`clk_rst
```

Complete questions Q1, Q2 & Q3 in the file “fifo_sva.sv” by writing assertion and assume expressions as **instructed in the comments above**.

Verify Design using VC Formal

2. Verify the FIFO design using the checker you have written.

```
% cd ../run
% vcf -f fifo_signoff.tcl -verdi &
```

Fix any compilation warnings and errors in your checker and run proof of all assertions in your checker. Debug and fix any CEX/Failures in the design and checkers you have written.

Check Data Integrity of FIFO

3. Now try Part B of the lab. This has questions Q4 & Q5 to complete. Pass the “+define+LAB_PART_B” option to the “read_file” command and re-run the setup.

```
read_file -top $top -format sverilog -sva \
  -vcs {-f ../scripts/filelist.flist ../sva/fifo_sva.sv\
  +define+LAB_PART_B}
```

Fix any compilation warnings and errors in your checker and run proof of all assertions in your checker. Debug and fix any CEX/Failures in the design and checkers you have written.

Step 2: Signoff

Setup Design for Coverage and FTA

Now that you have completed writing assertions and proved them to ensure there are no failures or unreachable covers, setup the design for VC Formal Signoff. Open the “fifo_signoff.tcl” file and follow the steps below.

4. Set Signoff configuration command as shown below. Add the below command before “read_file” command in “fifo_signoff.tcl.”

```
signoff_config -type all
```

- Specify the read_file command as shown below.

```
read_file -top $top -format sverilog -sva \
  -vcs {-f ../scripts/filelist.flist ../sva/fifo_sva.sv \
    +define+LAB_PART_B}
```

Configure Fault Injection for FTA

FTA uses Synopsys Certitude to instrument faults in the design. You can specify modules where faults need to be injected by using the “fta_init” command.


- Add the below command before “read_file” command.

```
fta_init -fast_sanity -scope {fifo}
```


- After adding commands from previous step, run the setup again.

Formal Signoff – Low Effort – Cone of Influence (COI) Analysis

- Once the tool has finished running FPV, select “Check Signoff” option present in the drop down menu of the play button.



This will run Cone-of-Influence (COI) + Over Constraint (OC) analysis and exclude any cover items which are Unreachable in the design.




The tool will show the COI + OC coverage highlighted in the above image as 97.97%. The other highlighted red box in CovSrc window indicates the covered or uncovered status from different analysis. By default, OC is done in each effort level.

You can also run low effort or COI analysis from the VC Formal Console using the command below.


```
signoff_check -effort low -time 5M -signoff_bound -1 \
  -signoff_dashboard
```

Formal Signoff – Med Effort – Formal Core (FC) Analysis

- Once effort Low has been run, you can run Formal Core analysis with effort Med to increase the coverage granularity of the verification performed. Select “Med (FC)” effort as shown below and run “Check Signoff”



- Once Formal Core is computed, it will give you a pop-up asking if you should load the FC coverage database. Click “Ok” to load the Formal Core coverage %. In this case, the FC coverage is computed as 90%.



Here, in CovSrc window, the highlighted red box shows that the line number 38 is covered in both OC, COI, and FC.

11. In the Source Browser of the Signoff Dashboard window, you can see code coverage in the Formal Core of the assertions that have been proven.
 - a. **Green** → In the Formal Core
 - b. **Red** → Outside the Formal Core

The screenshot displays the Synopsys Signoff Dashboard interface. On the left, the 'Summary' tab is active, showing a hierarchy of components. A red box highlights the 'fifo' component, which has a score of 90.00% and a line score of 90.16%. Below this, the 'Coverage Statistics (FC.vdb)' table is shown:

Metric	Total	Covered	Score	Uncover	Exclude
Line	61	55	90.16%	6	0
Toggle	143	131	91.61%	12	7
FSM					

On the right, the source code for the 'fifo' component is displayed. The code includes a parameter declaration and several input/output statements. The line numbers 3 through 10 are visible, with line 38 highlighted in red, indicating it is outside the Formal Core.


Code coverage outside the Formal Core means a portion of the code is not being tested. Make sure this is justified. If not, please add more assertions to achieve 100% Formal Core coverage.

You can also run med effort or FC analysis from the VC Formal Console using the command below.


```
signoff_check -effort med -time 5M -signoff_bound -1 \
-signoff_dashboard
```

Exclude and save manual exclusion


12. To mark a goal as excluded, Right Click on the respective line.
and select the “Exclude” option.




13. Once the goal is excluded, recalculate the score to mark the exclusion.



14. Once the coverage score is recalculated, save the exclusion file as directed.



18. Wait for the FTA run to finish. Once the run is finished the tool automatically loads the FTA coverage in the GUI as shown below. The tool also opens a Fault Summary View as shown below to list the outcome of the FTA run.



Here, in CovSrc window, the highlighted red box shows that the line 38 is covered in OC, COI, FC, and FTA. While line 37 doesn't have a fault instrumented.

You can also run high effort or FTA analysis from the VC Formal Console using the command below:

```
signoff_check -effort high -time 5M -signoff_bound -1 \
-signoff_dashboard
```

Non-Activated means faults which are outside the COI

Non-Formalcore means faults which are outside formal core but inside COI.

Non-Detected faults means these faults were not detected by the assertions written in the code.

Overall, it shows that there are portions of the code which are not being tested and point to the inefficacy of your assertions and Formal testbench. All these faults should be justified. If not, please add/edit assertions to achieve 0% Non-Activated, Non-Formalcore and Non-Detected faults.

From a Code Coverage perspective, the goal is 100%. Please review the Non-Activated (yellow), Non-Formalcore (orange) and Non-Detected (red) faults and ensure they have been accounted for in the Source Browser.