# **AXI3 Assertion IP User Guide**

Version 2022.06, June 2022



# **Copyright Notice and Proprietary Information**

© 2020 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

#### Third-Party Software Notices

VCS® and configurations of VCS includes or is bundled with software licensed to Synopsys under free or open-source licenses. For additional information regarding Synopsys's use of free and open-source software, refer to the third\_party\_notices.txt file included within the <install\_path>/doc directory of the installed VCS software.

#### **Destination Control Statement**

All technical data contained in this publication is subject to the export control laws of the United States of America. Disclosure to nationals of other countries contrary to United States law is prohibited. It is the reader's responsibility to determine the applicable regulations and to comply with them.

#### Disclaimer

SYNOPSYS, INC., AND ITS LICENSORS MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

#### **Trademarks**

Synopsys and certain Synopsys product names are trademarks of Synopsys, as set forth at http://www.synopsys.com/Company/Pages/Trademarks.aspx.

All other product or company names may be trademarks of their respective owners.

#### Third-Party Links

Any links to third-party websites included in this document are for your convenience only. Synopsys does not endorse and is not responsible for such websites and their practices, including privacy practices, availability, and content.

www.synopsys.com

# **Contents**

	_
Figures	5
Tables	7
Chapter	
Preface	9
Treate	
Chapter 1	
Introduction	11
1.1 Prerequisites	11
1.2 References	
1.3 Product Overview	
1.4 Language and Methodology Support	12
1.5 Feature Support	
1.5.1 Protocol Features	
1.5.2 Verification Features	
1.6 Features Not Supported	12
Chapter 2	
Installation and Setup	
2.1 Verifying Hardware Requirements	
2.2 Verifying Software Requirements	
2.2.1 Platform/OS and Simulator Software	
2.2.2 Synopsys Common Licensing (SCL) Software	
2.2.3 Other Third Party Software	
2.3 Preparing for Installation	
Chapter 3	
The AXI3 AIP in a Formal Verification Environment	17
3.1 Introduction to the VC Formal Tool	
3.2 The AXI3 AIP in a Formal Verification Environment	
3.2.1 Instantiating the AXI3 AIP Using the bind Statement	
3.2.2 Creating a Tcl File	
3.2.3 Reading and Running a Tcl File	
3.2.4 Commonly Used Configuration	
3.2.5 The AXI3 AIP As a Master	
3.2.6 The AXI3 AIP As a Slave	
3.2.7 The AXI3 AIP As a Monitor	
3.2.8 The AXI3 AIP In Constraint Mode	
3.3 Clock and Reset Functionality	

Chapter 4	
The AXI3 AIP Configuration	27
4.1 The AXI3 AIP Configuration Parameters	27
4.2 The AXI3 AIP Interface Ports	
4.3 The AXI3 AIP Properties	32
4.4 The AXI3 AIP Cover Properties	
4.5 Behavior of Proper	
4.5.1 Properties In Assert Directives	54
4.5.2 Properties In Assume Directives	
4.5.3 Properties In Cover Directives	
4.6 The CONFIG_MAXOUTS Parameter Setting Change	
4.6.1 Background of this Change (when a potential bug can be missed in a slave DUT):	
4.6.2 Backwards Compatibility	
Chapter 5	
The AXI3 AIP Use Cases	
5.1 The AXI3 AIP Examples	
5.1.1 The AXI3 AIP With a Slave DUT	
5.1.2 The AXI3 AIP With a Master DUT	
5.1.2 The 70th 7 Will a Waster BoT  5.2 Deadlock Properties	
5.2.1 Deadlock Configurations and Properties	
5.2.2 Deadlock Properties Timing Chart	
5.2.3 Deadlock Properties Recommended Configurations	
5.2.4 Configurations to Improve Convergence	
0.2.4 Comigurations to improve Convergence	/ 1

# **Figures**

Figure 3-1:	Falsified and Proven Properties	
Figure 3-2:	Option to Debug Properties	
Figure 3-3:	Signal Behavior in Waveforms	
Figure 3-4:	Waveforms Opened in the Batch Mode	
Figure 3-5:	The AXI3 AIP As a Master	
Figure 3-6:	The AXI3 AIP As a Slave	
Figure 5-1:	A Slave DUT With the Master AXI3 AIP	
Figure 5-2:	A Master DUT With the Slave AXI3 AIP	
Figure 5-3:	Example for the Relation Between xvalid and xready	
Figure 5-4:	Example for the Relation Between Write Address Channel and Write Data Channel 6	56
Figure 5-5:	Example for the Relation Between wvalid and wlast	
Figure 5-6:	Example for the Relation Between the Completion of Write Address/Data Channels an	d Write
Response	68	
Figure 5-7:	Example for the Relation Between the Completion of Read Address Channel and the St	art of Read
Response Cha	annel 69	
Figure 5-8:	Example for the Relation Between the Start of Read Response Channel and the Last Be	eat of Read
Response Cha		
Figure 5-9:	Setting Requester Latency Bigger Than Responder Latency	
Figure 5-10:	Minimize Safety Constraints Latencies	

# **Tables**

Table 2-1:	AIP Licensing Key Features	14
Table 3-1:	Tcl File Example	
Table 3-2:	Common Usage Models	<b>2</b> 3
Table 4-1:	The AXI3 AIP Configuration Parameters	
Table 4-2:	The AXI3 AIP Interface Ports	
Table 4-3:	The AXI3 AIP Properties	32
Table 4-4:	The AXI3 AIP Cover Properties	
Table 4-5:	CONFIG_MAXOUTS Parameter Setting Behavior Change	
Table 4-6:	Behavior Per Value	55
Table 5-1:	The AXI3 Master AIP - Slave DUT Setup	61
Table 5-2:	The AXI3 Master DUT - Slave AIP Setup	
Table 5-3:	Configuration Parameters for Deadlock Related Checks	
Table 5-4:	Properties for Deadlock Related Checks	
Table 5-5:	Configurations to Improve Convergence	

# **Preface**

This chapter includes the following sections:

- Guide Organization
- Web Resources
- Customer Support

This guide discusses the installation, setup, and usage for SystemVerilog Assertion IP(AIP) AMBA AXI3, and is meant for design or verification engineers who want to verify the RTL designs with an AMBA AXI3 interface. Readers are assumed to be familiar with the AMBA AXI3 protocol, SystemVerilog Assertions, and Verilog language.

### **Guide Organization**

The chapters of this guide are organized as follows:

Chapter 1, "Introduction", introduces Synopsys AMBA AXI3 Assertion IP(AIP) and its features.

Chapter 2, "Installation and Setup", describes system requirements and provides instructions on how to install, configure, and begin using Synopsys AMBA AXI3 AIP.

Chapter 3, "The AXI3 AIP in a Formal Verification Environment", introduces the setup and usage of the AXI3 AIP with the "VC Formal" tool.

Chapter 4, "The AXI3 AIP Configuration", presents the configuration parameters affecting the functionality of the AXI3 AIP.

Chapter 5, "The AXI3 AIP Use Cases", shows how to install and run an example.

#### Web Resources

The AXI3 AIP is compliant with the following specifications:

- AMBA specification ARM IHI 0022E
- AMBA compliance protocol rules and coverage document
- AMBA FAQ document

# **Customer Support**

For customer support, perform any of the following tasks:

Enter a call through SolvNet:

- Go to http://onlinecase.synopsys.com/Support/OpenCase.aspx
- Provide the requested information, including:
  - Product L1: VC Static Sub Product 1: Formal
  - Product Version: 2016.06-SP1
  - Fill in the remaining fields according to your environment and issue.
- Send an e-mail message to support\_center@synopsys.com
  - Include product name, sub-product name, and product version (as noted above) in your email, so it can be routed correctly.
- Telephone your local support center:
  - North America:
    - Call 1-800-245-8005 from 7 AM to 5:30 PM Pacific time, Monday through Friday
  - All other countries:
    - http://www.synopsys.com/Support/GlobalSupportCenters

# 1

# Introduction

This document describes the AXI3 protocol checkers available in the AXI3 Assertion IP (AIP). It also describes all parameters related to configurations, how to configure the AXI3 AIP, how to instantiate the AXI3 AIP, and so on.

Assertion IP is significant in reducing verification effort and improving design quality. Its value comes from the fact that assertions can passively monitor design behavior by simply monitoring a target design without modifying its RTL. In addition, AIPs are valuable because they describe design intent with the highest degree of clarity. Pre-built assertions from assertion IP provide a powerful quality criteria for signoff.

This chapter consists of the following sections:

- Prerequisites
- References
- Product Overview
- Language and Methodology Support
- Feature Support
- Features Not Supported



Based on the AMBA Progressive Terminology updates, you must interpret the term Master as Manager and Slave as Subordinate in the AIP documentation and messages.

### 1.1 Prerequisites

Familiarity with the AXI3 protocol, SystemVerilog assertions, and Verilog concepts.

#### 1.2 References

The AXI3 AIP is compliant with the following specifications:

- AMBA specification ARM IHI 0022E
- AMBA FAQ document (http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.amba/index.html)

#### 1.3 Product Overview

The AXI3 AIP is a suite of SystemVerilog Assertions and System Verilog modeling logic that are compatible for use with RTL. The AXI3 AIP is used to verify the RTL with the VC Formal tool.

The AIP consists of the following:

- Assertions properties
- Assume properties
- Cover properties
- Synthesizable modeling logic for properties

#### 1.4 Language and Methodology Support

The AXI3 AIP supports the following languages and methodology:

- SystemVerilog Assertions
- Verilog

#### 1.5 Feature Support

#### 1.5.1 Protocol Features

The AXI3 AIP currently supports the following protocol features:

- All data widths
- All address widths
- All transfer types
- All burst types and sizes
- All protection types
- All slave response types
- Lock transactions
- Exclusive transactions

#### 1.5.2 Verification Features

The AXI3 AIP currently supports the following verification features:

- AXI3 AIP as master
- AXI3 AIP as slave
- AXI3 AIP as monitor
- Protocol checks
- Enabling and disabling of multiple configuration parameters, such as, CONFIG\_X\_CHECK, WR\_OUT\_OF\_ORDER, RD\_INTERLEAVE, ENABLE\_ASSERT, ENABLE\_ASSUME, and ENABLE\_COVER. For more information on these parameters, see Tables 4-1.

### 1.6 Features Not Supported

None

# Installation and Setup

This chapter guides you through installing and setting up the AXI3 AIP. When you complete the checklist mentioned below, the provided example gets operational and you can use the AXI3 AIP.

The checklist consists of the following major steps:

- "Verifying Hardware Requirements" on page 13
- "Verifying Software Requirements" on page 13
- "Preparing for Installation" on page 15

### 2.1 Verifying Hardware Requirements

The AXI3 AIP suite requires a Linux workstation configured as follows:

- 400 MB available disk space for installation
- 1 GB available swap space
- 1 GB RAM (physical memory) recommended
- FTP anonymous access to ftp.synopsys.com (optional)

# 2.2 Verifying Software Requirements

This section lists software that the AXI3 AIP requires.

- VCS version L-2016.06-SP1 (Simulator)
- Verdi version L-2016.06-SP1 (Debugger)
- VCF version L-2016.06-SP1 (Formal)
- VC version L-2016.06-SP1 (Verification Compiler Platform)

#### 2.2.1 Platform/OS and Simulator Software

VC Formal is required

#### 2.2.2 Synopsys Common Licensing (SCL) Software

The AXI3 AIP requires the following license feature:

AIP-xxx-SVA

The following topics describe the required environment variables and path settings for the AXI3 AIP:

#### 2.2.2.1 Running the AXI3 AIP on the VC Formal Tool

To run the AXI3 AIP on the VC Formal tool, set the following environment variable:

SNPSLMD\_LICENSE\_FILE: The absolute path to file(s) that contains the license keys for Synopsys software (AIP and/or other Synopsys Software tools) or the port@host reference to this file.

#### Example:

```
setenv SNPSLMD_LICENSE_FILE <port>@<server>:${SNPSLMD_LICENSE_FILE}
or
setenv SNPSLMD LICENSE FILE <full path to the license file>:${SNPSLMD LICENSE FILE}
```

#### 2.2.2.2 Running the AXI3 AIP on VCS

To run the AXI3 AIP on VCS, set the following two environment variables:

- SNPSLMD LICENSE FILE
- DW\_LICENSE\_FILE: The absolute path to file that contains the license keys for the AIP product software or the port@host reference to this file.

#### Example,

```
setenv SNPSLMD_LICENSE_FILE <port>@<server>:${SNPSLMD_LICENSE_FILE}

setenv DW_LICENSE_FILE <port>@<server>:${DW_LICENSE_FILE}

or

setenv SNPSLMD_LICENSE_FILE <full path to the license file>:${SNPSLMD_LICENSE_FILE}

setenv DW_LICENSE_FILE <full path to the license file>:${DW_LICENSE_FILE}

Tables 2-1 lists the AIP licensing key features:
```

Table 2-1 AIP Licensing Key Features

Package Name	Feature Keys	Included Titles
VC Formal AIP AMBA APB	AIP-APB-SVA	APB4, APB3, APB2 and APB
VC Formal AIP AMBA AHB	AIP-AHB-SVA	AHB5, AHB and AHB-Lite
VC Formal AIP AMBA AXI	AIP-AXI-SVA	AXI4, AXI4-Lite and AXI3
VC Formal AIP AMBA ACE	AIP-ACE-SVA	ACE, ACE-Lite, AXI4, AXI4-Lite and AXI3
VC Formal AIP AMBA5 AXI	AIP-AXI5-SVA	AXI5 and AXI5-Lite
VC Formal AIP AMBA5 CHI	AIP-CHI-SVA	CHI B, C, D, and E

#### 2.2.3 Other Third Party Software

Adobe Acrobat: The documentation of the AXI3 AIP is available in Acrobat PDF files. You can get Adobe Acrobat Reader for free from http://www.adobe.com.

HTML browser: You can view the coverage reports of the AXI3 AIP in HTML using the following browsers:

- Microsoft Internet Explorer 6.0 or later (Windows)
- Firefox 1.0 or later (Windows and Linux)

• Netscape 7.x (Windows and Linux)

# 2.3 Preparing for Installation

Ensure that your environment and PATH variables are set correctly. For information on the environment variables and path settings required for the AXI3 AIP, see "Synopsys Common Licensing (SCL) Software" on page 13.

# The AXI3 AIP in a Formal Verification Environment

This chapter describes the simulation environment for the AXI3 AIP, usage of the VC Formal tool, and the AXI3 AIP usage in a formal verification environment. This chapter discusses the following topics:

- "Introduction to the VC Formal Tool" on page 17
- "The AXI3 AIP in a Formal Verification Environment" on page 18
- "Clock and Reset Functionality" on page 25

#### 3.1 Introduction to the VC Formal Tool

The VC Formal tool is used to verify assertion properties by examining all sequences of possible value combinations for the signals that it monitors. These signal values can be constrained either by the DUT that is driving them or by the assume properties in an AIP or by a combination of both. The VC Formal tool provides the following information:

- Number of proven properties
- Number of falsified properties
- Number of vacuous properties
- Number of covered properties

The VC Formal tool is useful for debugging failing properties by means of its GUI interface. For running the properties in the VC Formal tool, the following information must be provided through the tool's command line interface or through a Tcl script:

- The path of the AXI3 AIP source code
- The path of the RTL source code (if validating the RTL)
- Clock information
- Reset information
- Timeout details

#### 3.2 The AXI3 AIP in a Formal Verification Environment

The AXI3 AIP has AXI3 properties to verify either an AXI3 Master or an AXI3 slave. These properties are connected to either an AXI3 master or a slave module (for example, AXI3 slave DUT to master properties). To verify the functional correctness of the module, use the VC Formal verification tool.

To use the AXI3 AIP in a formal verification environment, perform the following steps in a sequence:

- Instantiating the AXI3 AIP using the bind statement
- Creating a Tcl file
- Reading and running a Tcl file
- · Analyzing results

#### 3.2.1 Instantiating the AXI3 AIP Using the bind Statement

Create a bind file to bind the AXI3 AIP with a design. Map modules and port names in the design with those of the AXI3 AIP in the bind statement. Pass valid values to the configuration parameters of the AXI3 AIP. The next step is to compile files. See Table 3-1.

#### **Note**

If a signal corresponding to the AXI3 AIP port does not exist in the DUT, set inactive value or the value expected by the DUT for the port. For example, if the DUT does not have the <code>awlock</code> signal, set with 2 ' h0.

#### 3.2.2 Creating a Tcl File

To compile the RTL files, the AXI3 AIP files, and the bind file, create a Tcl file to set the path of the RTL directory, the AXI3 AIP directory, and the bind file. The DUT clock and reset are initialized with the create\_clock and create\_reset commands, as shown in Table 3-1. VC Formal can report assertion status (proven, falsified, vacuous or inclusive using the report\_fv command). For more command options, see the VC Formal User Guide.

Table 3-1 Tcl File Example

```
set AIP HOME $::env(AIP HOME)
                                                  # Commands to run the files in VC Static
                          Set the AXI3 API path
                                                  proc compd {} {
                                                       global AIP HOME TEST DIR TBH DIR TCL DIR
# Source code and tb and Tcl path
                                                       read_file -sva -top dummy_dut_1m1s -format
set AIP_SRC_DIR ${AIP_HOME}/esrc
                                                  sverilog -vcs "
set TEST DIR ${AIP HOME}/examples
                                                       -sverilog
set TB DIR ${TEST DIR}/B2B SELF/tb
                                                       +incdir+${AIP SRC DIR}
set TCL_DIR $AIP_HOME/tests/B2B_SELF/tcl
                                                        ${AIP SRC DIR}/snps axi aip pkg.sv
                                                       ${AIP SRC DIR}/snps axi3 aip.sv
if { [ file exists setup.tcl ] == 1 } {
                                                        ${TB_DIR}/dummy_dut_1m1s.v
  source setup.tcl -echo -verbose
                                                        ${TB_DIR}/bind_1m1s.sv
                                                        -parameters ${TCL_DIR}/config1.param
set hierarchy delimiter "."
                                                       -assert svaext " }
                                                  # Initialization -- reset sequence
# Timeout settings
                                                  proc initd {} {
set_fml_var fml_max_time 5M
                                                  create clock <design clk> -period 100
                                                  create reset <design reset> -low
                                                  sim config -rst wave ON -replay all wave ON
                                                  sim run -stable
                                                  sim save reset
         Either use the interactive debugging
                                                  compd
         command or the batch regression
                                                  initd
         command based on your
                                                  # Generate logs when running a batch regression
         requirement.
                                                  check_fv -block
                                                  report fv
                                                  # Generate logs during an interactive debugging
                                                  check_fv -run_finish
                                                  report_fv -list > $RUN_DIR/run_config1.log
```

#### 3.2.3 Reading and Running a Tcl File

To read and run a Tcl file, use either of the following two modes:

- "GUI Mode" on page 19
- "Reading and Running Tcl File in the Batch Mode" on page 21

#### 3.2.3.1 GUI Mode

To read a Formal Tcl file, invoke the VC Formal tool in the GUI mode and perform the following steps:

- 1. Navigate to the folder containing the Tcl file.
- 2. Open VC Formal in the GUI mode using the vcf -gui -f <tcl file> command.

After all the properties are executed, the VC Formal tool displays the list of properties (see Figure 3-1). In Figure 3-1, the red cross indicates a falsified property and the green tick marks indicate proven properties.




Figure 3-1 Falsified and Proven Properties

#### 3.2.3.1.1 Analyzing Results for the GUI Mode Run

After running a session, its results are dumped into the vcf.log file. This log file gives the number of proven, falsified, vacuous, inconclusive, and covered properties. When there are no falsifications, a design is qualified with regard to the parameters configured in a Tcl file.

If properties are falsified, you should debug them to find the root cause. Perform the following steps to debug the falsification:

- 1. Right-click on any of the failures which you need to be debug to view the options, such as View Trace, Explore the Property, Report, and so on.
- 2. When you select the View Trace option, waveforms are opened, providing signal details and falsification depth. You can dump other signals required for debugging into a wave as well.

You can also explore the options in the VC tool and debug the failure. See the VC Formal User Guide for more information on options. Figure 3-2 and Figure 3-3 shows options to debug properties and signal behavior in waveforms respectively.





Figure 3-2 Option to Debug Properties





#### 3.2.3.2 Reading and Running Tcl File in the Batch Mode

To read a Formal Tcl file using the command line, perform the following steps:

1. Check whether VC Static is installed and exists in PATH. For this, use the following command:

% which vc static shell

If the command gives the 'Command not found' error, install the VC Static tool.

2. Run a Tcl file using the following command:

```
% vcf -f <tcl file name>
```

For more information on the VC formal command line options, see the VC Formal User Guide.

Once the Tcl file is read, the tool runs a formal session and give results, such as proven or falsified for various properties that are specified in the VC Static Tcl file.

#### 3.2.3.2.1 Analyzing Results for the Batch Mode Run

After running a session, results are dumped into a log file. This log file gives the number of proven, falsified, vacuous, inconclusive, and covered properties. If there are no falsifications, a design is qualified with regard to the parameters configured in a Tcl file.

If properties are falsified, you should debug them to find the root cause. Perform the following steps to debug the falsification

On the VC Formal window, execute the following commands:

- get\_props -status falsified
   To display the number of falsified properties.

To open the VC Formal tool and to display the waveforms of a falsified property which you want to debug.

Figure 3-4 shows the waveforms opened in the batch mode for analyzing the results.




Figure 3-4 Waveforms Opened in the Batch Mode

#### 3.2.4 Commonly Used Configuration

Table 3-2 Common Usage Models

1	Master	Instantiates the AXI3 AIP as a master to check the output behavior of a DUT slave and constraint a slave input.	
		AGENT_TYPE=MASTER	
		By default, ENABLE_ASSERT=1 and ENABLE_ASSUME=1	
2	Slave	Instantiates the AXI3 AIP as a slave to check the output behavior of a DUT master and constraint a master input.	
		AGENT_TYPE=SLAVE	
		By default, ENABLE_ASSERT=1 and ENABLE_ASSUME=1	
3	Monitor	Instantiates the AXI3 AIP as a monitor to check the behavior of a DUT master and slave.	
		AGENT_TYPE=MONITOR	
		By default, ENABLE_ASSERT=1 and ENABLE_ASSUME=0	
4	Constraint	Instantiates the AXI3 AIP to constraint the inputs of a DUT master and slave.	
		AGENT_TYPE=CONSTRAINT	
		By default, ENABLE_ASSERT=0 and ENABLE_ASSUME=1	

#### 3.2.5 The AXI3 AIP As a Master

To verify an AXI3 slave DUT, set the AGENT\_TYPE parameter to MASTER during an AIP instantiation.

When the AXI3 AIP parameter is set as MASTER, all the AXI3 AIP properties that are related to the master inputs are declared as assert, and all the AXI3 AIP properties that are related to the master outputs are declared as assume. This is required to make the AXI3 AIP behave as a master.

To disable all assert, assume, or cover properties, explicitly set the following parameters to value 0:

- ENABLE ASSERT
- ENABLE\_ASSUME
- ENABLE COVER

For example, if you want to enable the AXI3 slave checks (assert) only and do not want to apply constraints on the AXI3 slave inputs (assume), set ENABLE\_ASSERT=1 and ENABLE\_ASSUME=0. This enables all assert properties related to an AXI3 slave DUT, but disables all assume properties.

Figure 3-5 checks the behavior of an AXI3 slave DUT output and constraints the inputs of an AXI3 slave DUT to valid values.




Figure 3-5 The AXI3 AIP As a Master

#### 3.2.6 The AXI3 AIP As a Slave

To verify an AXI3 master DUT, set the AGENT\_TYPE parameter to SLAVE during the AXI3 AIP instantiation. When this parameter is set as SLAVE, all the AXI3 AIP properties that are related to the slave inputs are declared as assert, and all the AXI3 AIP properties that are related to the slave outputs are declared as assume. This is required to make the AXI3 AIP behave as a slave.


To disable all assert, assume, or cover properties, explicitly set the following parameters to value 0:

- ENABLE ASSERT
- ENABLE ASSUME
- ENABLE COVER

For example, if you want to enable the AXI3 slave checks (assert) only and do not want to apply constraints on the AXI3 master inputs (assume), set ENABLE\_ASSERT=1 and ENABLE\_ASSUME=0. This enables all assert properties related to an AXI3 master DUT, but disables all assume properties.

Figure 3-6 checks the behavior of an AXI3 master DUT output and constraints the inputs of an AXI3 Master DUT to valid values.

Figure 3-6 The AXI3 AIP As a Slave



#### 3.2.7 The AXI3 AIP As a Monitor

To verify the behavior of an AXI3 master and slave DUT, set the AGENT\_TYPE parameter to MONITOR during the AXI3 AIP instantiation. When this parameter is set to MONITOR, the AXI3 AIP is instantiated as a monitor to check the behavior of both the inputs and outputs of the DUT slave and DUT master.

By default, ENABLE ASSERT=1 and ENABLE ASSUME=0 disables all assume properties.

In an RTL verification environment, the AXI3 AIP can be instantiated as a monitor on each AXI3 interface to check for protocol correctness.

#### 3.2.8 The AXI3 AIP In Constraint Mode

If the AGENT\_TYPE parameter is set to CONSTRAINT, the AXI3 AIP is instantiated to constraint the DUT slave input and DUT master input.

By default, Enable assert=0 and Enable assume=1.

To verify the RTL in a formal verification environment, the AXI3 AIP can be used in the constraint mode to generate stimulus to the RTL. You can connect the AXI3 AIP from other vendors to perform protocol checks.

# 3.3 Clock and Reset Functionality

To run the AXI3 AIP and a design in the VC Formal tool, create clock using the following command:
 create clock <design\_clk> -period <time\_period>

This command specifies clock period.

To run the AXI3 AIP and a design in the VC Formal tool, create reset using the following command:
 create\_reset<design\_reset> -low/high

The reset can be active low or active high depending on the type of reset in a design.

The formal analysis of properties starts after the reset state.

# The AXI3 AIP Configuration

This chapter describes about configuration of the AXI3 AIP in the following sections:

- "The AXI3 AIP Configuration Parameters" on page 27
- "The AXI3 AIP Interface Ports" on page 30
- "The AXI3 AIP Properties" on page 32
- "The AXI3 AIP Cover Properties" on page 49
- "Behavior of Properties" on page 54
- "The CONFIG\_MAXOUTS Parameter Setting Change" on page 55

### 4.1 The AXI3 AIP Configuration Parameters

Table 4-1 shows the AXI3 AIP Configuration Parameters.

Table 4-1 The AXI3 AIP Configuration Parameters

Parameter	Default Value	Description
AGENT_TYPE	MASTER	Agent Type one of MASTER SLAVE MONITOR CONSTRAINT
READ_WRITE	BOTHRW	Check type: BOTHRW (Read and Write) or RDONLY (Read Only) or WRONLY (Write Only)
ENABLE_ASSERT	1	1: Enable 0: Disable Assertions
ENABLE_ASSUME	1	1: Enable 0: Disable Assumptions
ENABLE_COVER	1	1: Enable 0: Disable Cover Properties
CHECK_FORMAL	1	1: Use Formal 0: Use Simulation/Emulation
CHECK_PARAMETERS	0	Indicate check if parameter setting or not
CONFIG_USER	1	Indicate if AWUSER/WUSER/BUSER/ARUSER/RUSER signals can be used or not
CONFIG_LOWPOWER	1	Indicate check if Low Power properties or not (1: check 0: no check)

Table 4-1 The AXI3 AIP Configuration Parameters

Parameter	Default Value	Description
CONFIG_WAITS	1	Indicate check if Valid/Ready wait cycles properties or not (1: check 0: no check)
CONFIG_X_CHECK	1	Indicate check if X signal properties or not (1: check 0: no check)
CONFIG_RECOMMEND	1	Indicate check if ARM recommendation properties or not (1: check 0: no check)
CONFIG_WSTRB	1	Indicate check if Write Strobe related properties (1: check 0: no check)
CONFIG_LOCK	1	Indicate check if Locked related properties (1: check 0: no check)
CONFIG_MAXOUTS	1	Indicate to check number of maximum outstanding transactions (0: Disable 1: Enable when need to check design implementation 2: Enable when need to constrain). For more information, refer to Section 4.6.
LOCK_NO_RD_WR	1	1: Locked Read and Write not happen at the same cycle 0: Locked Read and Write may happen at the same cycle
EXCL_DEPTH	4	Indicate Exclusive monitoring depth in slave (>=1: Exclusive depth 0: No Exclusive support)
RD_MAX_BURSTS	4	Maximum number of outstanding Read burst
WR_MAX_BURSTS	4	Maximum number of outstanding Write burst
MAXBURSTLENGTH	16	Maximum configured burst length
AW_MAX_WAITS	16	Maximum number of wait cycle from AWVALID to AWREADY, if set 0, liveness assertion or fairness constraint will be generated.
W_MAX_WAITS	16	Maximum number of wait cycle from WVALID to WREADY, if set 0, liveness assertion or fairness constraint will be generated.
B_MAX_WAITS	16	Maximum number of wait cycle from BVALID to BREADY, if set 0, liveness assertion or fairness constraint will be generated.
AR_MAX_WAITS	16	Maximum number of wait cycle from ARVALID to ARREADY, if set 0, liveness assertion or fairness constraint will be generated.
R_MAX_WAITS	16	Maximum number of wait cycle from RVALID to RREADY, if set 0, liveness assertion or fairness constraint will be generated.
WR_OUT_OF_ORDER	1	Indicate if support Write Out Of Order Response or not (1: supported 0: not allow out of order)

Table 4-1 The AXI3 AIP Configuration Parameters

Parameter	Default Value	Description
RD_INTERLEAVE	1	Indicate if support Read Data Interleave or not (1: allow inerleaving 0: not allow interleaving)
RD_OUT_OF_ORDER	1	Indicate if support Read Out Of Order Data or not (1: supported 0: not allow out of order)
WR_INTRLV_DEPTH	4	Indicate how many Write Data can be interleaved (1: no interleaving >=2: depths of interleaving)
WDATA_ADVANCE	1	Indicate if Write Data can be issued earlier than Write Address or not (1: possible 0: not allow)
WR_ALLOW_DECERR	1	Indicate if DECERR is possible or not as write response (BRESP)
WR_ALLOW_SLVERR	1	Indicate if SLVERR is possible or not as write response (BRESP)
RD_ALLOW_DECERR	1	Indicate if DECERR is possible or not as read response (RRESP)
RD_ALLOW_SLVERR	1	Indicate if SLVERR is possible or not as read response (RRESP)
WDATA_WIDTH	128	Write Data bus bit width
RDATA_WIDTH	128	Read Data bus bit width
ADDR_WIDTH	64	Address bus bit width
ID_WIDTH	8	ID bit width
LEN_WIDTH	4	Length bit width
AWUSER_WIDTH	32	AWUSER user signal bit width
WUSER_WIDTH	32	WUSER user signal bit width
BUSER_WIDTH	32	BUSER user signal bit width
ARUSER_WIDTH	32	ARUSER user signal bit width
RUSER_WIDTH	32	RUSER user signal bit width
ADDR_RANGE	1	number of address ranges
MIN_ADDR	{32'b0}	Minimum address for each address range: for example {32'h0, 32'h8000} in case of ADDR_RANGE=2
MAX_ADDR	{32'hffffffff}	Maximum address for each address range: for example {32'h3fff, 32'hefffffff} in case of ADDR_RANGE=2
CONFIG_BASE	1	Indicate check if basic properties or not (1: enable all basic properties 0: disable basic properties)

Table 4-1 The AXI3 AIP Configuration Parameters

Parameter	Default Value	Description
INTERCHANNEL_LATENCY	0	Indicate check if Inter-channel latency properties or not (1: check 0: no check)
AW_W_MAX_LATENCY	16	Maximum latency from AWVALID to WVALID, if set 0, liveness assertion or fairness constraint will be generated.
W_AW_MAX_LATENCY	16	Maximum latency from WVALID to AWVALID, if set 0, liveness assertion or fairness constraint will be generated.
AWW_B_MAX_LATENCY	16	Maximum latency from address/data channels complete to BVALID, if set 0, liveness assertion or fairness constraint will be generated.
WLAST_MAX_LATENCY	16	Maximum latency from WVALID to WLAST, if set 0, liveness assertion or fairness constraint will be generated.
AR_R_MAX_LATENCY	16	Maximum latency from ARVALID to RVALID, if set 0, liveness assertion or fairness constraint will be generated.
RLAST_MAX_LATENCY	16	Maximum latency from RVALID to RLAST, if set 0, liveness assertion or fairness constraint will be generated.

### 4.2 The AXI3 AIP Interface Ports

Table 4-2 describes interface signals of the AXI3 AIP:

Table 4-2 The AXI3 AIP Interface Ports

	Signal Name	De	Description	
		Source	Destination	
1	aclk	Input clock from	the system	
2	aresetn	Reset input from	the system	
3	awid	Master	Slave	
4	awaddr	Master	Slave	
5	awlen	Master	Slave	
6	awsize	Master	Slave	
7	awburst	Master	Slave	
8	awcache	Master	Slave	
9	awprot	Master	Slave	
10	awlock	Master	Slave	
11	awuser	Master	Slave	
12	awvalid	Master	Slave	

Table 4-2 The AXI3 AIP Interface Ports

	Signal Name	D	escription
13	awready	Master	Slave
14	wid	Master	Slave
15	wdata	Master	Slave
16	wstrb	Master	Slave
17	wuser	Master	Slave
18	wlast	Master	Slave
19	wvalid	Master	Slave
20	wready	Slave	Master
21	bid	Slave	Master
22	bresp	Slave	Master
23	buser	Slave	Master
24	bvalid	Slave	Master
25	bready	Master	Slave
26	arid	Master	Slave
27	araddr	Master	Slave
28	arlen	Master	Slave
29	arsize	Master	Slave
30	arburst	Master	Slave
31	arcache	Master	Slave
32	arprot	Master	Slave
33	arlock	Master	Slave
34	aruser	Master	Slave
35	arvalid	Master	Slave
36	arready	Slave	Master
37	rid	Slave	Master
38	rdata	Slave	Master
39	rresp	Slave	Master
40	ruser	Slave	Master
41	rlast	Slave	Master

Table 4-2 The AXI3 AIP Interface Ports

	Signal Name	Description		
42	rvalid	Slave	Master	
43	rready	Master	Slave	
44	cactive	System clock controller to the	peripheral device	
45	csysreq	Peripheral device to system		
46	csysack	Peripheral device to system		

# 4.3 The AXI3 AIP Properties

Table 4-3 shows the AXI3 AIP properties.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_no_extra_bid	SLAVE	ERROR	[ARM IHI 0022B] section 3.3 on page 3-7, and figure 3-5 on page 3-8.	A slave must only give a write response with BID not issued by AWID.
ast_snps_axi3_bvalid_reset	SLAVE	ERROR	[ARM IHI 0022B] section 11.1.2 on page 11-2.	BVALID is LOW for the first cycle after ARESETn goes HIGH
ast_snps_axi3_bid_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	BID must remain stable when BVALID is asserted and BREADY low.
ast_snps_axi3_bresp_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	BRESP must remain stable when BVALID is asserted and BREADY low.
ast_snps_axi3_bvalid_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	BVALID must remain stable when BVALID is asserted and BREADY low.
ast_snps_axi3_bresp_as_decerr	SLAVE	ERROR	[ARM IHI 0022B] section 7.1, and Table 7-1, on page 7-2.	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.
ast_snps_axi3_no_extra_rid	SLAVE	ERROR	[ARM IHI 0022B] section 8.3 on page 8-4.	A slave can only give read data with an ID to match an outstanding read transaction.
ast_snps_axi3_rvalid_reset	SLAVE	ERROR	[ARM IHI 0022B] section 11.1.2 on page 11-2.	RVALID is LOW for the first cycle after ARESETn goes HIGH

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_rdata_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RDATA must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rdata_stable_allbit s	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RDATA must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rid_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RID must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rlast_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RLAST must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rresp_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RRESP must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rvalid_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RVALID must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_rresp_as_decerr	SLAVE	ERROR	[ARM IHI 0022B] section 7.1, and Table 7-1, on page 7-2.	Decode error is generated typically by an interconnect component to indicate that there is no slave at the transaction address.
ast_snps_axi3_awready_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on AWREADY is not permitted.
ast_snps_axi3_wready_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on WREADY is not permitted.
ast_snps_axi3_bid_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When BVALID is High, a value of X/Z on BID is not permitted.
ast_snps_axi3_bresp_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When BVALID is High, a value of X/Z on BRESP is not permitted.
ast_snps_axi3_bvalid_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on BVALID is not permitted.
ast_snps_axi3_arready_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on ARREADY is not permitted.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_rdata_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When RVALID is High, a value of X/Z on RDATA is not permitted.
ast_snps_axi3_rid_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When RVALID is High, a value of X/Z on RID is not permitted.
ast_snps_axi3_rlast_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When RVALID is High, a value of X/Z on RLAST is not permitted.
ast_snps_axi3_rresp_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When RVALID is High, a value of X/Z on RRESP is not permitted.
ast_snps_axi3_rvalid_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on RVALID is not permitted.
ast_snps_axi3_bresp_after_wadd r	SLAVE	ERROR	ARM FAQs: 11424.	A slave should not give a Write Response before the write Address completes
ast_snps_axi3_bresp_after_wdat a	SLAVE	ERROR	[ARM IHI 0022B] section 3.3 on page 3-7, and figure 3-5 on page 3-8.	A slave must only give a write response after the last write data item is transferred.
ast_snps_axi3_rlast_beat	SLAVE	ERROR	[ARM IHI 0022B] table 4-1 on page 4-3.	The number of read data items must match the corresponding ARLEN.
ast_snps_axi3_rresp_exokay_not _allow	SLAVE	ERROR	[ARM IHI 0022B] section 6.2.3 on page 6-4.	The Slave which doesn't support Exclusive should not resposne with EXOKAY as read response.
ast_snps_axi3_bresp_exokay_no t_allow	SLAVE	ERROR	[ARM IHI 0022B] section 6.2.3 on page 6-4.	The Slave which doesn't support Exclusive should not resposne with EXOKAY as write response.
ast_snps_axi3_rresp_exokay_allo w	SLAVE	ERROR	[ARM IHI 0022B] section 6.2.3 on page 6-4.	An EXOKAY read response can only be given to an exclusive read access.
ast_snps_axi3_bresp_exokay_all ow	SLAVE	ERROR	[ARM IHI 0022B] section 6.2.3 on page 6-4.	An EXOKAY write response can only be given to an exclusive write access.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_awready_eventual ly_return	SLAVE	ERROR	Recommendation to avoid deadlock.	AWREADY should be eventually asserted while AWVALID being asserted.
ast_snps_axi3_awready_max_wa its	SLAVE	ERROR	Recommendation to avoid deadlock.	AWREADY should be asserted within %6d (AW_MAX_WAITS) cycles of AWVALID being asserted.
ast_snps_axi3_wready_eventuall y_return	SLAVE	ERROR	Recommendation to avoid deadlock.	WREADY should be eventually asserted while WVALID being asserted.
ast_snps_axi3_wready_max_wait s	SLAVE	ERROR	Recommendation to avoid deadlock.	WREADY should be asserted within %6d (W_MAX_WAITS) cycles of WVALID being asserted.
ast_snps_axi3_arready_eventuall y_return	SLAVE	ERROR	Recommendation to avoid deadlock.	ARREADY should be eventually asserted while ARVALID being asserted.
ast_snps_axi3_arready_max_waits	SLAVE	ERROR	Recommendation to avoid deadlock.	ARREADY should be asserted within %6d (AR_MAX_WAITS) cycles of ARVALID being asserted.
ast_snps_axi3_buser_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	BUSER must remain stable when BVALID is asserted and BREADY low.
ast_snps_axi3_ruser_stable	SLAVE	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	RUSER must remain stable when RVALID is asserted and RREADY low.
ast_snps_axi3_buser_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When BVALID is high, a value of X/Z on BUSER is not permitted.
ast_snps_axi3_ruser_x	SLAVE	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When RVALID is high, a value of X/Z on RUSER is not permitted.
ast_snps_axi3_bresp_no_decerr	SLAVE	WARNING	Design specific.	This design expects not to respond with DECERR.
ast_snps_axi3_bresp_no_slverr	SLAVE	WARNING	Design specific.	This design expects not to respond with SLVERR.
ast_snps_axi3_rresp_no_decerr	SLAVE	WARNING	Design specific.	This design expects not to respond with DECERR.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_rresp_no_slverr	SLAVE	WARNING	Design specific.	This design expects not to respond with SLVERR.
ast_snps_axi3_awready_maxouts	SLAVE	WARNING	Maximum number of outstanding transactions.	Slave accepted Write Requests with awready for more than WR_MAX_BURSTS.
ast_snps_axi3_wready_maxouts	SLAVE	WARNING	Maximum number of outstanding transactions.	Slave accepted Write Data with wready for more than WR_MAX_BURSTS.
ast_snps_axi3_arready_maxouts	SLAVE	WARNING	Maximum number of outstanding transactions.	Slave accepted Read Requests with arready for more than RD_MAX_BURSTS.
ast_snps_axi3_awaddr_boundary	MASTER	ERROR	[ARM IHI 0022B] section 4.1 on page 4-2.	A write burst cannot cross a 4kbyte boundary.
ast_snps_axi3_awaddr_wrap_alig n	MASTER	ERROR	[ARM IHI 0022B] section 4.4.3 on page 4-6.	A write transaction with burst type WRAP must have an aligned address.
ast_snps_axi3_awburst_no_reser ved	MASTER	ERROR	[ARM IHI 0022B] table 4-3 on page 4-5.	When AWVALID is high, a value of 2'b11 on AWBURST is not permitted.
ast_snps_axi3_awcache_legal	MASTER	ERROR	[ARM IHI 0022B] table 5-1 on page 5-3.	When AWVALID is HIGH and AWCACHE[1] is LOW then AWCACHE[3:2] are also LOW
ast_snps_axi3_awlen_wrap	MASTER	ERROR	[ARM IHI 0022B] section 4.4.3 on page 4-6.	A write transaction with burst type WRAP has a length of 2, 4, 8, or 16
ast_snps_axi3_awlock_no_reserv ed	MASTER	ERROR	[ARM IHI 0022B] table 6-1 on page 6-2.	When AWVALID is high, a value of 2'b11 on AWLOCK is not permitted.
ast_snps_axi3_awsize_max	MASTER	ERROR	[ARM IHI 0022B] section 4.3 on page 4-4.	The size of a write transfer does not exceed the width of the data interface
ast_snps_axi3_awvalid_reset	MASTER	ERROR	[ARM IHI 0022B] section 11.1.2 on page 11-2.	AWVALID is LOW for the first cycle after ARESETn goes HIGH
ast_snps_axi3_awaddr_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWADDR must remain stable when AWVALID is asserted and AWREADY low.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_awburst_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWBURST must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWID must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awlen_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWLEN must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awsize_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWSIZE must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awlock_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWLOCK must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awcache_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWCACHE must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awprot_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWPROT must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_awvalid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWVALID must remain stable when AWVALID is asserted and AWREADY low.
ast_snps_axi3_wid_valid	MASTER	ERROR	[ARM IHI 0022B] section 8.1 on page 8-2.	The master transfers a WID to match the AWID of the corresponding address.
ast_snps_axi3_first_wdata_order	MASTER	ERROR	[ARM IHI 0022B] section 8.5 on page 8-6.	The order in which addresses and the first write data item must match.
ast_snps_axi3_wr_interleave_de pth	MASTER	ERROR	[ARM IHI 0022B] section 8.5 on page 8-6.	A master can interleave a maximum of WDEPTH write data bursts.
ast_snps_axi3_wvalid_reset	MASTER	ERROR	[ARM IHI 0022B] section 11.1.2 on page 11-2.	WVALID is LOW for the first cycle after ARESETn goes HIGH

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_wdata_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WDATA must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_wdata_stable_allb its	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WDATA must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_wid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WID must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_wlast_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WLAST must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_wstrb_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WSTRB must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_wvalid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WVALID must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_araddr_boundary	MASTER	ERROR	[ARM IHI 0022B] section 4.1 on page 4-2.	A read burst cannot cross a 4kbyte boundary.
ast_snps_axi3_araddr_wrap_alig n	MASTER	ERROR	[ARM IHI 0022B] section 4.4.3 on page 4-6.	A read transaction with burst type WRAP must have an aligned address.
ast_snps_axi3_arburst_no_reserv ed	MASTER	ERROR	[ARM IHI 0022B] table 4-3 on page 4-5.	When ARVALID is high, a value of 2'b11 on ARBURST is not permitted.
ast_snps_axi3_arcache_legal	MASTER	ERROR	[ARM IHI 0022B] table 5-1 on page 5-3.	When ARVALID is HIGH and ARCACHE[1] is LOW then ARCACHE[3:2] are also LOW
ast_snps_axi3_arlen_wrap	MASTER	ERROR	[ARM IHI 0022B] section 4.4.3 on page 4-6.	A read transaction with burst type WRAP has a length of 2, 4, 8, or 16
ast_snps_axi3_arlock_no_reserv ed	MASTER	ERROR	[ARM IHI 0022B] table 6-1 on page 6-2.	When ARVALID is high, a value of 2'b11 on ARLOCK is not permitted.
ast_snps_axi3_arsize_max	MASTER	ERROR	[ARM IHI 0022B] section 4.3 on page 4-4.	The size of a write transfer does not exceed the width of the data interface

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_arvalid_reset	MASTER	ERROR	[ARM IHI 0022B] section 11.1.2 on page 11-2.	ARVALID is LOW for the first cycle after ARESETn goes HIGH
ast_snps_axi3_araddr_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARADDR must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arburst_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARBURST must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARID must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arlen_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARLEN must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arsize_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARSIZE must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arlock_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARLOCK must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arcache_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARCACHE must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arprot_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARPROT must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_arvalid_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARVALID must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_awaddr_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWADDR is not permitted.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_awburst_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWBURST is not permitted.
ast_snps_axi3_awid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWID is not permitted.
ast_snps_axi3_awlen_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWLEN is not permitted.
ast_snps_axi3_awsize_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWSIZE is not permitted.
ast_snps_axi3_awlock_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWLOCK is not permitted.
ast_snps_axi3_awcache_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWCACHE is not permitted.
ast_snps_axi3_awprot_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWPROT is not permitted.
ast_snps_axi3_awvalid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on AWVALID is not permitted.
ast_snps_axi3_wdata_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When WVALID is high, a value of X/Z on WDATA is not permitted.
ast_snps_axi3_wid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When WVALID is high, a value of X/Z on WID is not permitted.
ast_snps_axi3_wlast_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When WVALID is high, a value of X/Z on WLAST is not permitted.
ast_snps_axi3_wstrb_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When WVALID is high, a value of X/Z on WSTRB is not permitted.
ast_snps_axi3_wvalid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on WVALID is not permitted.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_bready_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on BREADY is not permitted.
ast_snps_axi3_araddr_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARADDR is not permitted.
ast_snps_axi3_arburst_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARBURST is not permitted.
ast_snps_axi3_arid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARID is not permitted.
ast_snps_axi3_arlen_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARLEN is not permitted.
ast_snps_axi3_arsize_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARSIZE is not permitted.
ast_snps_axi3_arlock_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARLOCK is not permitted.
ast_snps_axi3_arcache_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARCACHE is not permitted.
ast_snps_axi3_arprot_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARPROT is not permitted.
ast_snps_axi3_arvalid_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on ARVALID is not permitted.
ast_snps_axi3_rready_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When not in reset, a value of X/Z on RREADY is not permitted.
ast_snps_axi3_wlast_beat	MASTER	ERROR	[ARM IHI 0022B] table 4-1 on page 4-3.	WLAST must be High at the burst beat indicated by AWLEN.
ast_snps_axi3_wstrb_align	MASTER	ERROR	[ARM IHI 0022B] section 9.2 on page 9-3.	Write strobes must only be asserted for the correct byte lanes.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_wstrb_fixed	MASTER	ERROR	[ARM IHI 0022B] section 9.3 on page 9-4.	Write strobes must be stable during FIXED Burst.
ast_snps_axi3_bready_eventually _return	MASTER	ERROR	Recommendation to avoid deadlock.	BREADY should be eventually asserted while BVALID being asserted.
ast_snps_axi3_bready_max_wait s	MASTER	ERROR	Recommendation to avoid deadlock.	BREADY should be asserted within %6d (B_MAX_WAITS) cycles of BVALID being asserted.
ast_snps_axi3_rready_eventually _return	MASTER	ERROR	Recommendation to avoid deadlock.	RREADY should be eventually asserted while RVALID being asserted.
ast_snps_axi3_rready_max_waits	MASTER	ERROR	Recommendation to avoid deadlock.	RREADY should be asserted within %6d (R_MAX_WAITS) cycles of RVALID being asserted.
ast_snps_axi3_awlock_start	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for all outstanding transactions to complete before issuing a write transaction which is the first in a locked sequence.
ast_snps_axi3_arlock_start	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for all outstanding transactions to complete before issuing a write transaction which is the first in a locked sequence.
ast_snps_axi3_awlock_last	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for all locked transactions to complete before issuing an unlocking write transaction.
ast_snps_axi3_arlock_last	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for all locked transactions to complete before issuing an unlocking read transaction.
ast_snps_axi3_awlock_end	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for an unlocked transaction at the enf of locked sequence complete before issuing another write transaction.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_arlock_end	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A master must wait for an unlocked transaction at the enf of locked sequence complete before issuing another read transaction.
ast_snps_axi3_awlock_id	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A sequence of locked transactions must use a single ID.
ast_snps_axi3_arlock_id	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A sequence of locked transactions must use a single ID.
ast_snps_axi3_awlock_arlock_id	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	A sequence of locked transactions must use a single ID.
ast_snps_axi3_awlock_boundary	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that 4k byte boundary: only bottom twelve bits (11 to 0) can change.
ast_snps_axi3_arlock_boundary	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that 4k byte boundary: only bottom twelve bits (11 to 0) can change.
ast_snps_axi3_awlock_cache_pr ot	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that a master should not change AxPROT or AxCACHE during a sequence of locked accesses.
ast_snps_axi3_arlock_cache_pro t	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that a master should not change AxPROT or AxCACHE during a sequence of locked accesses.
ast_snps_axi3_awlock_limit_two	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that locked transaction sequences are limited to two transactions.
ast_snps_axi3_arlock_limit_two	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that locked transaction sequences are limited to two transactions.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_awlock_arlock_lim it_two	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that locked transaction sequences are limited to two transactions.
ast_snps_axi3_awlock_arlock_bo undary	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that 4k byte boundary: only bottom twelve bits (11 to 0) can change.
ast_snps_axi3_awlock_arlock_ca che_prot	MASTER	ERROR	[ARM IHI 0022B] section 6.3 on page 6-7.	It is recommended that a master should not change AxPROT or AxCACHE during a sequence of locked accesses.
ast_snps_axi3_locked_sequence _slave	MASTER	WARNING	[ARM IHI 0022B] section 6.3 on page 6-7.	Only locked slave is used for all the transactions in the locked sequence.
ast_snps_axi3_excl_awcache	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	An exclusive write access being monitored by a slave must not have an AWCACHE[3:0] value that indicated that the transaction is cacheable.
ast_snps_axi3_excl_arcache	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	An exclusive read access being monitored by a slave must not have an ARCACHE[3:0] value that indicated that the transaction is cacheable.
ast_snps_axi3_excl_addr_align	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The address of an exclusive access must be aligned to the total number of bytes in the transaction.
ast_snps_axi3_excl_transfer_size	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The number of bytes to be transferred in an exclusive access burst must be a power of 2.
ast_snps_axi3_excl_max_bytes	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The maximum number of bytes that can be transferred in an exclusive burst is 128.
ast_snps_axi3_excl_max_depth	MASTER	ERROR	EXCL_DEPTH overflow	Outstanding Exclusive Reads issued more than EXCL_DEPTH.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_excl_read_done	MASTER	ERROR	[ARM IHI 0022B] section 6.2.2 on page 6-4.	An exclusive read should complete before an exclusive write starts with the same ID.
ast_snps_axi3_excl_addr_match	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The address of an exclusive write (AWADDR) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_size_match	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The size of an exclusive write (AWSIZE) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_length_matc h	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The burst length of an exclusive write (AWLEN) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_burst_match	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The burst type of an exclusive write (AWBURST) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_cache_matc h	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The cache type of an exclusive write (AWCACHE) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_prot_match	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The protection type of an exclusive write (AWPROT) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_excl_user_match	MASTER	ERROR	[ARM IHI 0022B] section 6.2.4 on page 6-5.	The user signal of an exclusive write (AWUSER) should be the same as the preceding exclusive read with the same ID.
ast_snps_axi3_awuser_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	AWUSER must remain stable when AWVALID is asserted and AEREADY low.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_wuser_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	WUSER must remain stable when WVALID is asserted and WREADY low.
ast_snps_axi3_aruser_stable	MASTER	ERROR	[ARM IHI 0022B] section 3.1, and figure 3-1, on page 3-2.	ARUSER must remain stable when ARVALID is asserted and ARREADY low.
ast_snps_axi3_awuser_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When AWVALID is high, a value of X/Z on AWUSER is not permitted.
ast_snps_axi3_wuser_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When WVALID is high, a value of X/Z on WUSER is not permitted.
ast_snps_axi3_aruser_x	MASTER	ERROR	[ARM IHI 0022B] section 3.1.1 on page 3-3.	When ARVALID is high, a value of X/Z on ARUSER is not permitted.
ast_snps_axi3_aw_maxbursts	MASTER	ERROR	Maximum Burst Length.	Master cannot issue AWLEN greater than the configured maximum burst length.
ast_snps_axi3_ar_maxbursts	MASTER	ERROR	Maximum Burst Length.	Master cannot issue ARLEN greater than the configured maximum burst length.
ast_snps_axi3_awvalid_maxouts	MASTER	WARNING	Maximum number of outstanding transactions.	Master issued Write Requests for more than WR_MAX_BURSTS.
ast_snps_axi3_wvalid_maxouts	MASTER	WARNING	Maximum number of outstanding transactions.	Master issued Write Data for more than WR_MAX_BURSTS.
ast_snps_axi3_arvalid_maxouts	MASTER	WARNING	Maximum number of outstanding transactions.	Master issued Read Requests for more than RD_MAX_BURSTS.
ast_snps_axi3_no_wdata_advanc ed	MASTER	WARNING	The relation between Write Address and Write Data.	Some design may not accept Write Data before Write Address.
ast_snps_axi3_aw_w_max_laten cy	MASTER	WARNING	Recommendation to avoid deadlock.	If AWVALID is asserted, corresponding WVALID should be asserted within AW_W_MAX_LATENCY cycles.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_w_aw_max_laten cy	MASTER	WARNING	Recommendation to avoid deadlock.	If WVALID is asserted, corresponding AWVALID should be asserted within W_AW_MAX_LATENCY cycles.
ast_snps_axi3_wlast_max_latenc y	MASTER	WARNING	Recommendation to avoid deadlock.	If WVALID is asserted without WLAST, corresponding WLAST should be asserted within WLAST_MAX_LATENCY cycles.
ast_snps_axi3_aww_b_max_late ncy	SLAVE	WARNING	Recommendation to avoid deadlock.	If both write address and write data completed, corresponding BVALID should be asserted within AWW_B_MAX_LATENCY cycles.
ast_snps_axi3_ar_r_max_latency	SLAVE	WARNING	Recommendation to avoid deadlock.	If ARVALID is asserted, corresponding RVALID should be asserted within AR_R_MAX_LATENCY cycles.
ast_snps_axi3_rlast_max_latency	SLAVE	WARNING	Recommendation to avoid deadlock.	If RVALID is asserted without RLAST, corresponding RLAST should be asserted within RLAST_MAX_LATENCY cycles.
ast_snps_axi3_aw_w_eventually	MASTER	WARNING	Recommendation to avoid deadlock.	If AWVALID is asserted, corresponding WVALID should be eventually asserted.
ast_snps_axi3_w_aw_eventually	MASTER	WARNING	Recommendation to avoid deadlock.	If WVALID is asserted, corresponding AWVALID should be eventually asserted.
ast_snps_axi3_wlast_eventually	MASTER	WARNING	Recommendation to avoid deadlock.	If WVALID is asserted without WLAST, corresponding WLAST should be eventually asserted.

Table 4-3 The AXI3 AIP Properties

Property Name	Agent	Severity	Spec Reference	Property Description
ast_snps_axi3_aww_b_eventuall y	SLAVE	WARNING	Recommendation to avoid deadlock.	If both write address and write data completed, corresponding BVALID should be eventually asserted.
ast_snps_axi3_ar_r_eventually	SLAVE	WARNING	Recommendation to avoid deadlock.	If ARVALID is asserted, corresponding RVALID should be eventually asserted.
ast_snps_axi3_rlast_eventually	SLAVE	WARNING	Recommendation to avoid deadlock.	If RVALID is asserted without RLAST, corresponding RLAST should be eventually asserted.
ast_snps_axi3_csysack_fall		ERROR	[ARM IHI 0022B] section 12.2 Figure 12-1 on page 12-3.	When CSYSACK transitions from high to low, CSYSREQ must be low.
ast_snps_axi3_csysack_rise		ERROR	[ARM IHI 0022B] section 12.2 Figure 12-1 on page 12-3.	When CSYSACK transitions from low to high, CSYSREQ must be high.
ast_snps_axi3_csysreq_fall		ERROR	[ARM IHI 0022B] section 12.2 Figure 12-1 on page 12-3.	When CSYSREQ transitions from high to low, CSYSACK must be high.
ast_snps_axi3_csysreq_rise		ERROR	[ARM IHI 0022B] section 12.2 Figure 12-1 on page 12-3.	When CSYSREQ transitions from low to high, CSYSACK must be low.
ast_snps_axi3_cactive_x		ERROR	[ARM IHI 0022B] section 12.2 on page 12-3.	When not in reset, a value of X/Z on CACTIVE is not permitted.
ast_snps_axi3_csysack_x		ERROR	[ARM IHI 0022B] section 12.2 on page 12-3.	When not in reset, a value of X/Z on CSYSACK is not permitted.
ast_snps_axi3_csysreq_x		ERROR	[ARM IHI 0022B] section 12.2 on page 12-3.	When not in reset, a value of X/Z on CSYSREQ is not permitted.

# 4.4 The AXI3 AIP Cover Properties

Table 4-4 shows the AXI3 AIP cover properties.

Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description
cov_snps_axi3_awburst_fixed	Observed FIXED write burst
cov_snps_axi3_awburst_incr	Observed INCR write burst
cov_snps_axi3_awburst_wrap	Observed WRAP write burst
cov_snps_axi3_awlen_len	Observed write burst with AWLEN = N (N: 0 to MAXBURSTLENGTH-1)
cov_snps_axi3_awsize_8_bits	Observed write burst with AWSIZE = 8 bits
cov_snps_axi3_awsize_16_bits	Observed write burst with AWSIZE = 16 bits
cov_snps_axi3_awsize_32_bits	Observed write burst with AWSIZE = 32 bits
cov_snps_axi3_awsize_64_bits	Observed write burst with AWSIZE = 64 bits
cov_snps_axi3_awsize_128_bits	Observed write burst with AWSIZE = 128 bits
cov_snps_axi3_awsize_256_bits	Observed write burst with AWSIZE = 256 bits
cov_snps_axi3_awsize_512_bits	Observed write burst with AWSIZE = 512 bits
cov_snps_axi3_awsize_1024_bits	Observed write burst with AWSIZE = 1024 bits
cov_snps_axi3_awcache_noncacheable_nonbufferable	Observed write burst with AWCACHE = Non-cacheable and non-bufferable
cov_snps_axi3_awcache_bufferable_only	Observed write burst with AWCACHE = Bufferable only
cov_snps_axi3_awcache_cacheable_not_allocate	Observed write burst with AWCACHE = Cacheable, but do not allocate
cov_snps_axi3_awcache_cacheable_bufferable_not_allocate	Observed write burst with AWCACHE = Cacheable and bufferable, but do not allocate
cov_snps_axi3_awcache_cacheable_writethrough_allocate_re adonly	Observed write burst with AWCACHE = Cacheable write-through, allocate on reads only
cov_snps_axi3_awcache_cacheable_writeback_allocate_reado nly	Observed write burst with AWCACHE = Cacheable write-back, allocate on reads only
cov_snps_axi3_awcache_cacheable_writethrough_allocate_writeonly	Observed write burst with AWCACHE = Cacheable write-through, allocate on writes only
cov_snps_axi3_awcache_cacheable_writeback_allocate_writeonly	Observed write burst with AWCACHE = Cacheable write-back, allocate on writes only
cov_snps_axi3_awcache_cacheable_writethrough_allocate_re ad_write	Observed write burst with AWCACHE = Cacheable write-through, allocate on both reads and writes

# Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description						
cov_snps_axi3_awcache_cacheable_writeback_allocate_read_ write	Observed write burst with AWCACHE = Cacheable write-back, allocate on both reads and writes						
cov_snps_axi3_awprot_normal_access	Observed write burst with AWPROT = normal access						
cov_snps_axi3_awprot_privileged_access	Observed write burst with AWPROT = privileged access						
cov_snps_axi3_awprot_secure_access	Observed write burst with AWPROT = secure access						
cov_snps_axi3_awprot_nonsecure_access	Observed write burst with AWPROT = non-secure access						
cov_snps_axi3_awprot_data_access	Observed write burst with AWPROT = data access						
cov_snps_axi3_awprot_instruction_access	Observed write burst with AWPROT = instruction access						
cov_snps_axi3_awid_value	Observed write burst with AWID = N (all possible IDs)						
cov_snps_axi3_awid_bit_I	Observed write burst with AWID[n] = 0						
cov_snps_axi3_awid_bit_h	Observed write burst with AWID[n] = 1						
cov_snps_axi3_awvalid_wait_awready	Observed AWVALID = High and AWREADY = Low						
cov_snps_axi3_awready_wait_awvalid	Observed AWVALID = Low and AWREADY = High						
cov_snps_axi3_awvalid_awready_both	Observed AWVALID = High and AWREADT = High						
cov_snps_axi3_awvalid_awready_idle	Observed AWVALID = Low and AWREADT = Low						
cov_snps_axi3_wid_value	Observed write burst with WID = N (all possible IDs)						
cov_snps_axi3_wid_bit_l	Observed write burst with WID[n] = 0						
cov_snps_axi3_wid_bit_h	Observed write burst with WID[n] = 1						
cov_snps_axi3_wvalid_wait_wready	Observed WVALID = High and WREADT = Low						
cov_snps_axi3_wready_wait_wvalid	Observed WVALID = Low and WREADT = High						
cov_snps_axi3_wvalid_wready_both	Observed WVALID = High and WREADT = High						
cov_snps_axi3_wvalid_wready_idle	Observed WVALID = Low and WREADT = Low						
cov_snps_axi3_wlast_len	Observed write burst with WLAST = High for N beats (N: 1 to MAXBURSTLENGTH)						
cov_snps_axi3_bresp_okay	Observed write response with BRESP = OKAY						
cov_snps_axi3_bresp_slverr	Observed write response with BRESP = SLVERR						

Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description						
cov_snps_axi3_bresp_decerr	Observed write response with BRESP = DECERR						
cov_snps_axi3_bid_value	Observed write response with BID = N (all possible IDs)						
cov_snps_axi3_bid_bit_l	Observed write response with BID[n] = 0						
cov_snps_axi3_bid_bit_h	Observed write response with BID[n] = 1						
cov_snps_axi3_bvalid_wait_bready	Observed BVALID = High and BREADY = Low						
cov_snps_axi3_bready_wait_bvalid	Observed BVALID = Low and BREADY = High						
cov_snps_axi3_bvalid_bready_both	Observed BVALID = High and BREADY = High						
cov_snps_axi3_bvalid_bready_idle	Observed BVALID = Low and BREADY = Low						
cov_snps_axi3_write_interleaved	Observed interleaved write bursts						
cov_snps_axi3_write_out_of_order	Observed out of order write response						
cov_snps_axi3_arburst_fixed	Observed FIXED read burst						
cov_snps_axi3_arburst_incr	Observed INCR read burst						
cov_snps_axi3_arburst_wrap	Observed WRAP read burst						
cov_snps_axi3_arlen_len	Observed read burst with ARLEN = N (N: 0 to MAXBURSTLENGTH-1)						
cov_snps_axi3_arsize_8_bits	Observed read burst with ARSIZE = 8 bits						
cov_snps_axi3_arsize_16_bits	Observed read burst with ARSIZE = 16 bits						
cov_snps_axi3_arsize_32_bits	Observed read burst with ARSIZE = 32 bits						
cov_snps_axi3_arsize_64_bits	Observed read burst with ARSIZE = 64 bits						
cov_snps_axi3_arsize_128_bits	Observed read burst with ARSIZE = 128 bits						
cov_snps_axi3_arsize_256_bits	Observed read burst with ARSIZE = 256 bits						
cov_snps_axi3_arsize_512_bits	Observed read burst with ARSIZE = 512 bits						
cov_snps_axi3_arsize_1024_bits	Observed read burst with ARSIZE = 1024 bits						
cov_snps_axi3_arcache_noncacheable_nonbufferable	Observed read burst with ARCACHE = Noncacheable and nonbufferable						
cov_snps_axi3_arcache_bufferable_only	Observed read burst with ARCACHE = Bufferable only						
cov_snps_axi3_arcache_cacheable_not_allocate	Observed read burst with ARCACHE = Cacheable, but do not allocate						

# Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description					
cov_snps_axi3_arcache_cacheable_bufferable_not_allocate	Observed read burst with ARCACHE = Cacheable and bufferable, but do not allocate					
cov_snps_axi3_arcache_cacheable_writethrough_allocate_readonly	Observed read burst with ARCACHE = Cacheable write-through, allocate on reads only					
cov_snps_axi3_arcache_cacheable_writeback_allocate_reado nly	Observed read burst with ARCACHE = Cacheable write-back, allocate on reads only					
cov_snps_axi3_arcache_cacheable_writethrough_allocate_writethrough	Observed read burst with ARCACHE = Cacheable write-through, allocate on writes only					
cov_snps_axi3_arcache_cacheable_writeback_allocate_writeonly	Observed read burst with ARCACHE = Cacheable write-back, allocate on writes only					
cov_snps_axi3_arcache_cacheable_writethrough_allocate_read_write	Observed read burst with ARCACHE = Cacheable write-through, allocate on both reads and writes					
cov_snps_axi3_arcache_cacheable_writeback_allocate_read_write	Observed read burst with ARCACHE = Cacheable write-back, allocate on both reads and writes					
cov_snps_axi3_arprot_normal_access	Observed read burst with ARPROT = normal access					
cov_snps_axi3_arprot_privileged_access	Observed read burst with ARPROT = privileged access					
cov_snps_axi3_arprot_secure_access	Observed read burst with ARPROT = secure access					
cov_snps_axi3_arprot_nonsecure_access	Observed read burst with ARPROT = nonsecure access					
cov_snps_axi3_arprot_data_access	Observed read burst with ARPROT = data access					
cov_snps_axi3_arprot_instruction_access	Observed read burst with ARPROT = instruction access					
cov_snps_axi3_arid_value	Observed read burst with ARID = N (all possible IDs)					
cov_snps_axi3_arid_bit_l	Observed read burst with ARID[n] = 0					
cov_snps_axi3_arid_bit_h	Observed read burst with ARID[n] = 1					
cov_snps_axi3_arvalid_wait_arready	Observed ARVALID = High and ARREADY = Low					
cov_snps_axi3_arready_wait_arvalid	Observed ARVALID = Low and ARREADY = High					
cov_snps_axi3_arvalid_arready_both	Observed ARVALID = High and ARREADT = High					
cov_snps_axi3_arvalid_arready_idle	Observed ARVALID = Low and ARREADT = Low					
cov_snps_axi3_rresp_okay	Observed read response with RRESP = OKAY					

Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description						
cov_snps_axi3_rresp_slverr	Observed read response with RRESP = SLVERR						
cov_snps_axi3_rresp_decerr	Observed read response with RRESP = DECERR						
cov_snps_axi3_rid_value	Observed read data with RID = N (all possible IDs)						
cov_snps_axi3_rid_bit_I	Observed read data with RID[n] = 0						
cov_snps_axi3_rid_bit_h	Observed read data with RID[n] = 1						
cov_snps_axi3_rvalid_wait_rready	Observed RVALID = High and RREADY = Low						
cov_snps_axi3_rready_wait_rvalid	Observed RVALID = Low and RREADY = High						
cov_snps_axi3_rvalid_rready_both	Observed RVALID = High and RREADY = High						
cov_snps_axi3_rvalid_rready_idle	Observed RVALID = Low and RREADY = Low						
cov_snps_axi3_rlast_len	Observed read burst with RLAST = High for N beats (N: 1 to MAXBURSTLENGTH)						
cov_snps_axi3_read_interleaved	Observed interleaved read bursts						
cov_snps_axi3_read_out_of_order	Observed out of order read response						
cov_snps_axi3_awlock_normal	Observed write burst with AWLOCK = Normal access						
cov_snps_axi3_awlock_excl	Observed write burst with AWLOCK = Exclusive access						
cov_snps_axi3_awlock_locked	Observed write burst with AWLOCK = Locked access						
cov_snps_axi3_arlock_normal	Observed read burst with ARLOCK = Normal access						
cov_snps_axi3_arlock_excl	Observed read burst with ARLOCK = Exclusive access						
cov_snps_axi3_arlock_locked	Observed read burst with ARLOCK = Locked access						
cov_snps_axi3_bresp_exokay	Observed write response with BRESP = EXOKAY						
cov_snps_axi3_rresp_exokay	Observed read response with RRESP = EXOKAY						
cov_snps_axi3_write_addr_resp_outstands	Observed the maximum number of outstanding write transactions reach to WR_MAX_BURSTS (address channel)						
cov_snps_axi3_write_data_resp_outstands	Observed the maximum number of outstanding write transactions reach to WR_MAX_BURSTS (data channel)						

### Table 4-4 The AXI3 AIP Cover Properties

Cover Property Name	Property Description					
cov_snps_axi3_read_addr_data_outstands	Observed the maximum number of outstanding read transactions reach to RD_MAX_BURSTS					

### 4.5 Behavior of Properties

Properties are grouped in categories and their inclusion or exclusion from the AXI3 AIP depend on the configuration parameter values. Categories examples are: x\_check properties, locked\_access properties, config\_recommend properties, and max\_waits properties. Inclusion parameters have a default value (see Table 4-1 for the same).

To instantiate x\_check properties:

Set CONFIG X CHECK=1

• To instantiate write strobe check properties:

Set CONFIG WSTRB=1

To instantiate locked access check properties:

Set CONFIG LOCK=1

To instantiate maximum wait check properties:

Set CONFIG WAITS=1

Similarly, to enable all assert or assume properties, the ENABLE\_ASSERT and ENABLE\_ASSUME parameters must be set to 1. See Table 4-3 for details on each property.

### 4.5.1 Properties In Assert Directives

Assert properties have the following features:

- Assert properties check the functionality of a protocol by monitoring its output as per its input, and issue an error message when the protocol is violated.
- When AGENT\_TYPE is MASTER, checkers mentioned as `Master' in the Master/Slave checkers
  column of Table 4-3 are declared as assume, and checkers mentioned as `Slave' in Master/Slave
  column are declared as assert.
- When AGENT\_TYPE is SLAVE, checkers mentioned as 'Slave' in Master/Slave column of Table 4-3
  are declared as assume, and checkers mentioned as 'Master' in Master/Slave column are declared as
  assert.

### 4.5.2 Properties In Assume Directives

Assume properties have the following features:

- Assume properties act as a constraint for generating controlled stimulus as per a protocol because the formal tool treats the inputs as free variables.
- When AGENT\_TYPE is SLAVE, the checkers mentioned as 'Master' in Master/Slave checkers column of Table 4-3 are declared as assume, and checkers mentioned as 'Slave' in Master/Slave column are declared as assert.

• When AGENT\_TYPE is SLAVE, the checkers mentioned as 'Slave' in Master/Slave column of Table 4-3 are declared as assume, and checkers mentioned as 'Master' in Master/Slave column are declared as assert.

### 4.5.3 Properties In Cover Directives

Cover properties have the following features:

- Cover properties specify the number of assertions executed or covered when the stimulus is generated. This number reflects the AIP coverage. Also, cover properties indicate what kind of transactions or scenarios are exercised during proof. It can be helpful in checking the number of unexecuted properties.
- Cover properties are useful in checking whether there are no over-constraints in environment, and whether the design issues all possible transactions.
- When ENABLE\_COVER=1, then all cover properties are generated. Note that the cover properties are independent from the properties which are used as assert/assume.

# 4.6 The CONFIG\_MAXOUTS Parameter Setting Change

Starting with the 2020.03-SP2-1 patch release, the CONFIG\_MAXOUTS parameter setting is changed in AXI3 AIP. This enhancement allows you to adjust constraints to avoid missing bugs in design implementation.

Table 4-5 describes difference in behavior of the CONFIG\_MAXOUTS parameter.

Table 4-5 CONFIG\_MAXOUTS Parameter Setting Behavior Change

Release	Behavior
2020.03-SP2 and below versions	CONFIG_MAXOUTS can be either 0 or 1 Default value is 1
2020.03-SP2-1 and above versions	CONFIG_MAXOUTS==0: same with previous version CONFIG_MAXOUTS==1: new behavior CONFIG_MAXOUTS==2: same with CONFIG_MAXOUTS==1 in previous version Default value is 1

Table 4-6 describes behavior per value:

Table 4-6 Behavior Per Value

CONFIG_MAXOUTS==0	No change with previous version
	Master AIP does not constrain AWVALID, WVALID nor ARVALID. These signals may be asserted even the number of outstanding transactions exceed WR_MAX_BURSTS or RD_MAX_BURSTS.
	Master AIP does not check AWREADY, WREADY nor ARREADY if they are de- asserted even when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.
	Slave AIP does not check AWVALID, WVALID nor ARVALID if they are de-asserted even when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.

### Table 4-6 Behavior Per Value

	Slave AIP does not constrain AWREADY, WREADY nor ARREADY. These signals may be asserted even the number of outstanding transactions exceed WR_MAX_BURSTS or RD_MAX_BURSTS.
CONFIG_MAXOUTS==1	New behavior
	Master AIP constrains AWVALID, WVALID and ARVALID with Low when the number of outstanding transactions reaches (WR_MAX_BURSTS+1) or (RD_MAX_BURSTS+1). Use asm_snps_axi_awvalid_maxexcd, asm_snps_axi_wvalid_maxexcd and asm_snps_axi_arvalid_maxexcd.
	Master AIP checks AWREADY, WREADY and ARREADY if they are de-asserted when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.  Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and
	asm_snps_axi_arvalid_maxouts.
	Slave AIP checks AWVALID, WVALID and ARVALID if they are de-asserted when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.
	Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and asm_snps_axi_arvalid_maxouts.
	Slave AIP constrains AWREADY, WREADY and ARREADY with Low when the number of outstanding transactions reaches (WR_MAX_BURSTS+1) or (RD_MAX_BURSTS+1).  Use asm_snps_axi_awvalid_maxexcd, asm_snps_axi_wvalid_maxexcd and asm_snps_axi_arvalid_maxexcd.
CONFIG_MAXOUTS==2	Same with previous behavior with CONFIG_MAXOUTS==1
	Master AIP constrains AWVALID, WVALID and ARVALID with Low when the number of outstanding transactions reaches WR_MAX_BURSTS or RD_MAX_BURSTS.  Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and asm_snps_axi_arvalid_maxouts.
	Master AIP checks AWREADY, WREADY and ARREADY if they are de-asserted when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.  Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and
	asm_snps_axi_arvalid_maxouts.
	Slave AIP checks AWVALID, WVALID and ARVALID if they are de-asserted when the number of outstanding transactions reaches to WR_MAX_BURSTS or RD_MAX_BURSTS.
	Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and asm_snps_axi_arvalid_maxouts.
	Slave AIP constrains AWREADY, WREADY and ARREADY with Low when the number of outstanding transactions reaches WR_MAX_BURSTS or RD_MAX_BURSTS. Use asm_snps_axi_awvalid_maxouts, asm_snps_axi_wvalid_maxouts and asm_snps_axi_arvalid_maxouts.

This change is applicable only for assume properties. This is not applicable for AMBA specification and depends on design implementation. Hence, assertions ast\_snps\_axi\_awvalid\_maxouts, ast\_snps\_axi\_avvalid\_maxouts, and ast\_snps\_axi\_arvalid\_maxouts do not check protocol violation and are categorized as WARNING.

Setting CONFIG\_MAXOUTS to 0 is not recommended because it most likely causes overflow in AIP internal data structure.

### 4.6.1 Background of this Change (when a potential bug can be missed in a slave DUT):

In previous releases, if you set WR\_MAX\_BURSTS with 4, MASTER AIP issues up to 4 outstanding write requests, and won't issue 5th write request until (bvalid & bready) is received.

Let us assume slave DUT has 4 depth FIFO and slave DUT stops driving AWREADY when FIFO is full. The expected slave DUT behavior is as follows:

ACLK						
AWVALID		1	2	3	4	
AWREADY						
# of writes	0		1	2	3	4

However, if MASTER AIP does not issue 5th write request, then it is not possible to verify if slave DUT stops AWREADY or not for the 5th request. As shown below, the number of outstanding transactions is 4 and slave DUT returns 5th AWEREADY.

ACLK						
AWVALID		1	2	3	4	
AWREADY						
# of writes	0		1	2	3	4

To verify if slave DUT stops to return AWREADY, you must set WR\_MAX\_BURSTS with 5 or bigger. However, user most likely sets WR\_MAX\_BURSTS with 4 in such cases. Therefore, it would be desirable to change AIP behavior that MASTER AIP issues write requests up to (WR\_MAX\_BURSTS+1). This is same with read requests.

As shown below, if slave DUT returns 5th AWREADY, the number of outstanding transactions reaches 5 and exceeds WR\_MAX\_BURTS, and AIP can detect slave DUT bug.

ACLK													
AWVALID			1	L	2	2	:	3	4	1		5	
AWREADY													
# of writes	0		1	l	- :	2		3	-	4	5		

If slave DUT stops to return 5th AWREADY, the number of outstanding transactions reaches 4 and MASTER AIP drives 5th AWVALID as follows:.

ACLK							
AWVALID		1	2	3	4	5	
AWREADY							
# of writes	0		1	2	3	4	

Default behavior is changed to issue (WR\_MAX\_BURST+1) outstanding write requests and (RD\_MAX\_BURSTS+1) read requests.

This behavior change is applied only to assume properties. There is no change for assert properties.

# 4.6.2 Backwards Compatibility

In some cases, it is required to keep previous behavior. For example, AIP back-to-back environment. Another example is if DUT is AXI bridge and upstream transactions are passed through to downstream, DUT does not have any limitation regarding number of outstanding transactions. In such cases, CONFIG\_MAXOUTS should be set with 2.

# The AXI3 AIP Use Cases

This chapter discusses about the AXI3 AIP in different environments used for validation.

# 5.1 The AXI3 AIP Examples

This section describes the setup of the AXI3 AIP where AIP is connected with RTL through a bind file. The bind file example is shown in Table 5-1 and Table 5-2, where both master and slave DUT signals are connected to AIP master and slave signals.



If a signal corresponding to the AXI3 AIP port does not exist in the DUT, set inactive value or the value expected by the DUT for the port. For example, if the DUT does not have the awlock signal, set with 2 ' h0.

### 5.1.1 The AXI3 AIP With a Slave DUT

The following steps describe the setup of the AXI3 AIP with a slave DUT:

- 1. The AXI3 AIP is connected with an AXI3 DUT.
- 2. For connecting the ports of the AXI3 DUT with the AXI3 AIP, create a bind file to include the instance of the AXI3 AIP into the top level module of the DUT.
- 3. Instantiate the master AXI3 AIP and connect with the slave DUT signal.
- 4. Figure 5-1 shows a slave DUT connected with the master AXI3 AIP.

AXI3 Master AIP snps\_axi3\_master\_aip.sv AGENT\_TYPE == MASTER AWID AWREADY ARREADY ARID **AW SIZE** ARADDR WREADY AWADDR RID ARLEN AWLEN RDATA ARSIZE AWBURST BID RRESP ARBURST BRESP AWCACHE RLAST ARLOCK **BVALID** AWPROT RVALID ARCACHE **AWVALID** ARPROT ARVALID WID WDATA RREADY WSTRB WLAST WVALID BREADY **AXI3 Slave DUT** 

Figure 5-1 A Slave DUT With the Master AXI3 AIP

Table 5-1 The AXI3 Master AIP - Slave DUT Setup

```
bind slave_dut
 snps_axi3_master_aip #(
  .AGENT TYPE (MASTER),
   .ENABLE_ASSERT (1),
   .ENABLE ASSUME (1),
// < Other Parameter Connection>
     .AWADDR_WIDTH (A2X_PP_AWIDTH),
     .ARADDR_WIDTH (A2X_PP_AWIDTH),
     .WUSER WIDTH (A2X INT AWSBW),
     .RUSER_WIDTH (A2X_INT_ARSBW),
u axi3_mst_aip (
   .aclk
                           (clk).
   .aresetn
                        (resetn ).
                          (awid ),
   .awid
                        (awaddr ).
   .awaddr
                         (awlen ),
   .awlen
   .awsize
                         (awsize ).
   .awburst
                        (awburst ),
   .awlock
                         (awlock ),
  .awcache
                       (awcache ),
  .awprot
                         (awprot ),
   .awuser
                         (awuser ),
   .awvalid
                         (awvalid ),
  .awready
                       (awready ),
   .wid
                            (wid).
   .wlast
                          (wlast ),
   .wdata
                         (wdata ),
   .wstrb
                        (wstrb ),
   .wuser
                         (wuser )
  .wvalid
                         (wvalid),
                       (wready ),
   .wready
  .bid
                           (bid ),
   .bresp
                        (bresp ),
   .buser
                        (buser ),
   bvalid
                         (bvalid)
  .bready
                        (bready ),
   .arid
                          (arid ).
   .araddr
                        (araddr ).
  .arlen
                        (arlen ),
   .arsize
                         (arsize ),
   .arburst
                       (arburst ),
  .arlock
                        (arlock ).
  .arcache
                      (arcache ),
                       (arprot ),
  .arprot
   .aruser
                       (aruser ),
  .arvalid
                       (arvalid ),
  .arready
                      (arready ),
   .rid
                           (rid ),
  .rlast
                           (rlast ),
  .rdata
                       (rdata ),
                        (rresp ),
  .rresp
  .ruser
                        (ruser ).
  .rvalid
                        (rvalid ),
   .rreadv
                        (rreadv ).
   .cactive
                        (1'b0).
                        (1'b0 ),
   .csysreq
   .csysack
                        (1'b0 ));
```

### 5.1.2 The AXI3 AIP With a Master DUT

The following steps describe the setup of the AXI3 AIP with a master DUT:

- The AXI3 AIP is connected with an AXI3 DUT.
- For connecting the ports of the AXI3 DUT with the AXI3 AIP, create a bind file to include the instance of the AXI3 AIP into the top level module of the DUT.
- Instantiate the slave AIP and connect with the master DUT signal.

• Figure 5-2 shows a master DUT connected with the slave AXI3 AIP.

AXI3 Master DUT AWREADY AWID ARREADY ARID **AWSIZE** ARADDR WREADY AWADDR RID ARLEN AWLEN RDATA ARSIZE BID AWBURST RRESP ARBURST BRESP AWCACHE RLAST ARLOCK BVALID AWPROT RVALID ARCACHE AWVALID ARPROT ARVALID WID WDATA RREADY WSTRB WLAST WVALID BREADY AXI3 Slave AIP snps\_axi3\_slave\_aip.sv AGENT\_TYPE == SLAVE

Figure 5-2 A Master DUT With the Slave AXI3 AIP

Table 5-2 The AXI3 Master DUT - Slave AIP Setup

```
bind master_dut
     snps_axi3_slave_aip #(
      .AGENT TYPE
                            (SLAVE),
      .ENABLE_ASSERT
                          (1),
      .ENABLE ASSUME
                      (1),
// < Other Parameter Connection>
      .AWADDR_WIDTH (A2X_PP_AWIDTH),
       .ARADDR_WIDTH A2X_PP_AWIDTH),
.WUSER_WIDTH (A2X_INT_AWSBW),
                       (A2X_INT_ARSBW),
       .RUSER WIDTH
u_axi3_slv_aip (
       .aclk
                                (aclk ),
                              (aresetn ),
       .aresetn
                               (awid),
       .awid
                              (awaddr ),
       .awaddr
       .awlen
                               (awlen ),
                              (awsize ),
       .awsize
       .awburst
                             (awburst ),
       .awlock
                              (awlock ),
                            (awcache ),
       .awcache
       .awprot
                              (awprot ),
       .awuser
                               (awuser ),
       .awvalid
                              (awvalid ),
       .awready
                             (awready ),
       .wid
                                (wid ),
                               (wlast ),
       .wlast
       .wdata
                             (wdata ),
       .wstrb
                              (wstrb ),
       .wuser
                               (wuser ),
       .wvalid
                               (wvalid),
       .wready
                             (wready ),
       .bid
                                 (bid ),
       .bresp
                               (bresp ),
                              (buser),
       .bvalid
                               (bvalid ),
                              (bready ),
       .bready
       .arid
                                (arid ),
       .araddr
                              (araddr ),
                               (arlen ),
       .arlen
                               (arsize ),
       .arsize
                              (arburst ),
       .arburst
       .arlock
                              (arlock ),
       .arcache
                             (arcache ),
                               (arprot ),
       .arprot
       .aruser
                               (aruser ),
                               (arvalid ),
       .arvalid
                            (arready ),
(rid ),
       .arready
       .rid
       .rlast
                                 (rlast ),
                                (rdata ),
       .rdata
       .rresp
                                (rresp ),
       .ruser
                                (ruser ),
       .rvalid
                               (rvalid ),
                              (rready ),
       .rready
       .cactive
                              (1'b0 ),
       .csysreq
                             (1'b0 ),
       .csysack
                             (1'b0 ));
```

### 5.2 Deadlock Properties

This section describes the details for deadlock properties.

### 5.2.1 Deadlock Configurations and Properties

AXI3 AIP has the following configuration parameters for deadlock related checks:

Table 5-3 Configuration Parameters for Deadlock Related Checks

Parameter Name	Default	Description
CONFIG_WAITS	1	1: Enable VALID-READY checks 0: Disable VALID-READY checks
AW_MAX_WAITS	16	The maximum wait cycles from AWVALID to AWREADY
W_MAX_WAITS	16	The maximum wait cycles from AWVALID to AWREADY
B_MAX_WAITS	16	The maximum wait cycles from AWVALID to AWREADY
AR_MAX_WAITS	16	The maximum wait cycles from AWVALID to AWREADY
R_MAX_WAITS	16	The maximum wait cycles from RVALID to RREADY
INTERCHANNEL_LATENCY	0	Enable inter-channel latency checks     Disable inter-channel latency checks
AW_W_MAX_LATENCY	16	The maximum latency from AWVALID to WVALID (when AW is issued early)
W_AW_MAX_LATENCY	16	The maximum latency from WVALID to AWVALID (when WDATA is advanced)
AWW_B_MAX_LATENCY	16	The maximum latency from the completion of address and data channels to response channel
WLAST_MAX_LATENCY	16	The maximum latency from the first WVALID to WLAST
AR_R_MAX_LATENCY	16	The maximum latency from ARVALID to RVALID
RLAST_MAX_LATENCY	16	The maximum latency from the first RVALID to RLAST

Liveness properties are generated when the \*\_MAX\_WAITS or \*\_MAX\_LATENCY parameters are set with 0. When the \*\_MAX\_WAITS or \*\_MAX\_LATENCY parameters are set with positive integer, safety properties are generated.

In general, safety property is better than liveness property in convergence, however, there are some cases where safety property is not applicable. The latency setting in safety property reduces design state space and it does not verify exhaustively. For example, FIFO full condition may not occur depending on the relation between latency setting and design implementation. Also, the latency setting in safety property may cause false failures depending on the relation between latency setting and design internal latency. Also, it may be quite difficult to find the setting which avoids false failures.


AXI3 AIP has the following properties for deadlock related checks:

Table 5-4 Properties for Deadlock Related Checks

Check Description	Property Name	Enable Condition	Parameter to Indicate Cycles
AWREADY should be asserted within AW_MAX_WAITS cycles after AWVALID is asserted.	ast_snps_axi3_awread y_max_waits	CONFIG_WAITS==1	AW_MAX_WAITS
WREADY should be asserted within W_MAX_WAITS cycles after WVALID is asserted.	ast_snps_axi3_wready _max_waits	CONFIG_WAITS==1	W_MAX_WAITS
BREADY should be asserted within B_MAX_WAITS cycles after BVALID is asserted.	ast_snps_axi3_bready_ max_waits	CONFIG_WAITS==1	B_MAX_WAITS
ARREADY should be asserted within AR_MAX_WAITS cycles after ARVALID is asserted.	ast_snps_axi3_arready _max_waits	CONFIG_WAITS==1	AR_MAX_WAITS
RREADY should be asserted within R_MAX_WAITS cycles after RVALID is asserted.	ast_snps_axi3_rready_ max_waits	CONFIG_WAITS==1	R_MAX_WAITS
If AWVALID is asserted, corresponding WVALID should be asserted within AW_W_MAX_LATENCY cycles.	ast_snps_axi3_aw_w_ max_latency	INTERCHANNEL_LA TENCY==1	AW_W_MAX_LATENCY
If WVALID is asserted, corresponding AWVALID should be asserted within W_AW_MAX_LATENCY cycles.	ast_snps_axi3_w_aw_ max_latency	INTERCHANNEL_LA TENCY==1	W_AW_MAX_LATENCY
If AW/W pair is done, corresponding BVALID should be asserted within AWW_B_MAX_LATENCY cycles.	ast_snps_axi3_aww_b_ max_latency	INTERCHANNEL_LA TENCY==1	AWW_B_MAX_LATENCY
If WVALID is asserted without WLAST, corresponding WLAST should be asserted within WLAST_MAX_LATENCY cycles.	ast_snps_axi3_wlast_m ax_latency	INTERCHANNEL_LA TENCY==1	WLAST_MAX_LATENCY
If ARVALID is asserted, corresponding RVALID should be asserted within AR_R_MAX_LATENCY cycles.	ast_snps_axi3_ar_r_ma x_latency	INTERCHANNEL_LA TENCY==1	AR_R_MAX_LATENCY
If RVALID is asserted, corresponding RLAST should be asserted within RLAST_MAX_LATENCY cycles.	ast_snps_axi3_rlast_m ax_latency	INTERCHANNEL_LA TENCY==1	RLAST_MAX_LATENCY

#### 5.2.2 **Deadlock Properties Timing Chart**

1. The following diagram shows an example for the relation between xvalid and xready. Where, 'x' indicates 'aw', 'w', 'b', 'ar' or 'r'.



The assertion ast\_snps\_axi3\_awready\_max\_waits checks if 'awready' should be returned within AW\_MAX\_WAITS cycles once 'awvalid' is asserted. Similarly, ast\_snps\_axi3\_wready\_max\_waits checks maximum wait cycles of 'wready', ast\_snps\_axi3\_bready\_max\_waits checks maximum wait cycles of 'bready', ast\_snps\_axi3\_arready\_max\_waits checks maximum wait cycles of 'arready' and ast\_snps\_axi3\_rready\_max\_waits checks maximum wait cycles of 'rready'.

1. The following diagram shows an example for the relation between write address channel and write data channel:




Figure 5-4 Example for the Relation Between Write Address Channel and Write Data Channel

The assertion ast\_snps\_axi3\_aw\_w\_max\_latency checks if the latency from the start of write address channel to the start of write data channel should be within AW\_W\_MAX\_LATENCY cycles when write address channel is issued before write data channel.

The assertion ast\_snps\_axi3\_w\_aw\_max\_latency checks if the latency from the start of write data channel to the start of write address channel should be within W\_AW\_MAX\_LATENCY cycles when write data channel is issued before write address channel.

Note that these checks don't care 'awready' and 'wready'.

The following diagram shows an example for the relation between 'wvalid' and 'wlast'.

Figure 5-5 Example for the Relation Between wvalid and wlast

The assertion ast\_snps\_axi3\_wlast\_max\_latency checks if the latency from the start of write data channel to the last beat of write data should be within WLAST\_MAX\_LATENCY cycles.

The following diagram shows and example for the relation between the completion of write address/data channels and write response:




Figure 5-6 Example for the Relation Between the Completion of Write Address/Data Channels and Write Response

The assertion ast\_snps\_axi3\_aww\_b\_max\_latency checks if the latency from the completion of both write address and data channels to write response channel should be within AWW\_B\_MAX\_LATENCY cycles.

The following diagram shows and example for the relation between the completion of read address channel and the start of read response channel:




Figure 5-7 Example for the Relation Between the Completion of Read Address Channel and the Start of Read Response Channel

The assertion ast\_snps\_axi3\_ar\_r\_max\_latency checks if the latency from the completion of read address channel to the start of read response channel should be within AR\_R\_MAX\_LATENCY cycles.

The following diagram shows an example for the relation between the start of read response channel and the last beat of read response channel:

Figure 5-8 Example for the Relation Between the Start of Read Response Channel and the Last Beat of Read Response Channel

The assertion ast\_snps\_axi3\_rlast\_max\_latency checks if the latency from the start of read response channel to the last beat of read response channel should be within RLAST\_MAX\_LATENCY cycles.

# 5.2.3 Deadlock Properties Recommended Configurations

The configuration is straight forward, however, it requires careful consideration depending on DUT and test bench.

If the maximum latency in DUT is known and DUT returns response itself without other dependency, use safety property, that is, specify \*\_MAX\_WAITS or \*\_MAX\_LATENCY with positive integer.

For example, DUT returns 'awready' within 3 cycles and 'wready' within 2 cycles, parameters can be set AW\_MAX\_WAITS with 3 and W\_MAX\_WAITS with 2.

If the maximum latency in DUT is known, but return of response depends on other interface latency, there are 2 possible cases:

- Use safety property by setting requester latency bigger than responder latency. Please refer Example 1.
- Use liveness property for both requester and respond.


For the bug hunting purpose, when returning of response depends on other interface latency, try 2 types of configurations:

- Minimize response-related latencies to increase the maximum number of transactions (constraints with safety properties in responder), and use liveness assertions. Please refer Example 2.
- Use liveness properties for both requester and responder.

### 5.2.3.0.1 Example 1

Use safety property by setting requester latency bigger than responder latency.

Figure 5-9 Setting Requester Latency Bigger Than Responder Latency



### 5.2.3.0.2 Example 2

Minimize safety constraints latencies and check with liveness assertions.

Assertion checks latency from request to response d: liveness assertion For example, d request response set AWW\_B\_MAX\_LATENCY with 0 set AR\_R\_LATENCY with 0 Subordinate I/F a Manager I/F c: safety constraint For example. request response AWW\_B\_MAX\_LATENCY, AR\_R\_MAX\_LATENCY, AW MAX WAITS, W MAX WAITS, Assumption constrains latency from request to response AR MAX WAITS with small value such as 3

Figure 5-10 Minimize Safety Constraints Latencies

### 5.2.4 Configurations to Improve Convergence

There is no known load to improve convergence, however, AIP has formal optimized assertions and there are some tips to improve convergence in configuration.

Most formal optimized assertions are enabled by default (when CHECK\_FORMAL = 1). There are still some other parameters possible to improve convergence depending on case. These settings could be trade off between preciseness and better performance.

Table 5-5 Configurations to Improve Convergence

Parameter Name	Default	Comments
CONFIG_WSTRB	1	If WSTRB related checks are not required or not important, please set with 0. WSTRB checks owstrb_alignoand owstrb_fixedoare complexed.

Table 5-5 Configurations to Improve Convergence

Parameter Name	Default	Comments
WDATA_STROBE	1	When these parameters are 1, valid byte lanes are checked. When these parameters are 0, all data bits are checked. Valid byte lanes calculation is complexed, and convergence is much better when set with 0.
RDATA_STROBE	1	

Note that there is exception for applying formal optimized assertions. For example, if DUT is AXI-AXI bridge and passing through transactions between 2 interfaces, it may be worth to try setting CHECK\_FORMAL with 0. In this case, 2 AIPs are instantiated in both interfaces. Therefore, AIP assertions in one side check AIP constraints in other side. Also, the properties used as constraints in one side and the properties used as assertions in other side are exactly same.