

VC Formal Lab Automatically Extracted Property (AEP) App Setup and Standard Usage

Learning Objectives

In this VC Formal lab, you will use a traffic light controller example to learn to do the following:

- Set up design and appmode
- Run interactively with Verdi GUI
- Review design complexity statistics and setup
- Enable AEP switch when read design
- Set up clocks and resets
- Establish initial state for formal
- Generate property
- Run checks and review results
- Filter specified properties name
- Debug failures
- Add FSM fairness constraint for inputs
- Configure FSM property generation
- Waive for confirmed falsified properties
- Save and restore session
- Run in interactive shell without Verdi GUI
- Run in batch mode



Familiarity with basic formal verification concepts is required for this lab.



Files Location

All files for this VC Formal lab are in directory: \$VC_STATIC_HOME/doc/vcst/examples/AEP/

Directory Structure				
AEP Lab main directory				
README_VCFormal_AEP.pdf	Lab instructions			
design/	Verilog RTL code of the Device Under Test (DUT)			
run/	Run directory			
solution/	Solution directory			

Resources

The following resources are available for in-depth guidance regarding VC Formal usage, commands, and variables.

VC Formal User Guide:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/VC_Formal_UG.pdf

VC Formal Apps Quick References Guides:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/Quick_Reference_Guides/

VC Formal Apps Tcl Templates:

\$VC_STATIC_HOME/doc/vcst/VC_Formal_Docs/Quick_Reference_Guides/vcf_tcl_templates/



Prepare your Environment

1. Set environment variable pointing to your VC Formal installation directory:

```
%setenv VC_STATIC_HOME /tools/synopsys/vcstatic
```

- 2. Add path \$VC_STATIC_HOME/bin to the PATH environment variable.
- 3. Change your working directory to AEP/run:

```
%cd AEP/run
```

Now you are ready to begin the lab.

Create a run.tcl Setup File

VC Formal has a Tcl-based command interface. It is common to start with a Tcl file to set up and compile a design. In this step, you will create a VC Formal Tcl file for the DUT, a traffic light controller, used in this lab.

The DUT files and filelist are located under AEP/design.

4. Open file run.tcl (any arbitrary name is ok to use) using any text editor:

```
%vi run.tcl
```

5. Add command to enable AEP App mode:

```
set fml appmode AEP
```

6. Specify DUT top level module name as Tcl variable:

```
set design traffic
```

7. Add fml var for unique name presentation, easier for waiver reuse after design modify:

```
set fml var fml aep unique name true
```

8. Add app var for compilation to dump more FSM info to help potential FSM issue debug:

```
set_app_var fml_enable_fsm_report_complexity true
set app var fml trace auto fsm state extraction true
```

9. Add command to compile DUT and SVA properties:



```
read_file -top $design -format verilog \
-vcs {-f ../design/filelist}
```

Or it can be separated into 2-step flow using the analyze and elaborate commands. This is suitable for complex designs or mix-language designs.

```
analyze -format verilog -vcs {-f ../design/filelist}
elaborate $design
```

10. Save run.tcl file and exit editor.




VC Formal can be run in three modes: interactive Verdi GUI mode, interactive without Verdi GUI using shell mode, and non-interactive batch mode.

Mode 1: Start VC Formal in Verdi GUI Mode

11. Start the tool in Verdi GUI mode:

```
%vcf -f run.tcl -verdi
```

VC Formal starts in the Verdi GUI mode, with icons, tables, tabs, and windows especially designed for property verification with the FPV App. The App mode is set to FPV by default. We had overridden this in our "run.tcl file via command "set_fml_appmode AEP" so GUI has AEP-mode set.



Initial configuration is shown with the "VCF:TaskList" tab on the top left, the "VCF:GoalList" tab on the top right, and the "VC Formal Console" shell at the bottom.

12. Get familiar with the Verdi GUI instance:

Check the source file tabs, properties to be checked under the "Targets: ALL" table as well as properties specified as constraints in the "Constraints: ALL" table.

Review Design Information and Setup

13. Review design information and setup



on top menu bar ensuring you are



in AEP-mode, and in TaskList you can see 0-AEP property.

14. Click on the "Setup Assist" icon on the upper right above the property table and choose "Show Complxity". Examine items under "Missing Clock" and "Missing Reset" and trace from the source file to see that the active phase of rst is high.

Revise Setup and generate AEP

15. Click on the Edit Tcl Project File icon on the upper left and add the missing switch "-aep all" to the existing command "read_file" in the Tcl file to generate AEP properties.

```
read_file -top $design -format verilog -aep \
all+fsm_deadlock+fsm_livelock \
   -vcs {-f ../design/filelist}
```

Or for the 2-step design:

```
elaborate $design -aep all+fsm deadlock+fsm livelock
```

Note: if design is huge and more complex, it's not suggested to set "all" type at initial run. You can select needed types below by using "+": arith_oflow, bounds_check, x_assign, set_reset, full_case (priority_case), parallel_case (unique_case), multi_driver, conflict_driver, floating_bus. For example: -aep arith_oflow+x_assign

16. Add the missing clock and reset setup information to the Tcl file:

```
create_clock clk -period 100
create_reset rst -sense high
```

17. Add commands to initialize the DUT by holding reset active until sequential elements (latches and flip flops) values are stable. And save the initial state.

```
sim_run -stable
sim_save_reset
```

18. Save edited run.tcl Tcl file:

Click on the Save icon ...


19. Restart VC Formal:

Click on the Restart VCST icon ...

20. Check setup and design information:



There are 27-AEP properties show in TaskList, and the status for these properties is blank due to checks has not been run yet.



Run AEP check and Review Results

21. Start auto-extracted property verification:

Click on the Start Check icon .


22. Hide the constraints table:

Click on the Targets+Constraints icon at the top right.


23. Check result in Targets:ALL:

27-AEP: 10 proven <u>✓</u>, 17 falsified ×.





Can click All V V X to filter status or right click any title of Targets column, for example, right click "type" and select "Filter by Value", can choose "fsm_livelock" type, "x assign" type or "arith oflow" type and others or all.



Filter out Specific Properties Name

24. For unique name setting, it's easier to filter the property name.

It's based on design hierarchy, AEP types and expression for property naming.





Debug x_assign Failure

25. Debug failure:

	status (V)	depth	name	engine	expression	elapsed_time	location	type (V)	
1	×	1	traffic.x_assign_0_dummy_reg_1_bx	b8	reg <= 1'bx;	00:00:03	ign/traffic.v:49	x_assign	


Double click on the "name" of property "traffic.x_assign_0_dummy_reg_1_bx" in the source code window.

The reason for property fails is due to dummy_reg assigned by x at line#49.

```
always @(posedge clk or posedge rst)
48
        if (rst) dummy_reg <= 0;</pre>
        else dummy_reg <= 1'bx;
```

Correct Erroneous in RTL Design

26. To correct error, we need fix the RTL-source file 'traffic.v'.





Original design:

```
always @(posedge clk or posedge rst)
if (rst) dummy req <= 0;
else dummy reg <= 1'bx;</pre>
```

Modified design:

```
always @ (posedge clk or posedge rst)
if (rst) dummy reg <= 0;
else dummy req <= 1'b1;
```

27. Save file:

Click on the Save icon


Debug fsm_deadlock Failure

28. Debug failure:


20. Debug fulfate.										
	status (V)	depth	name	engine	expression	elapsed_time	loc ation	type (V)		
1	×	7	traffic.first.state_out_SG_deadlock_safeprop	I1		00:01:09	t_ctrl_fsm.v:32	fsm_deadlock		
2	×	4	traffic.first.state_out_SR1_deadlock_safeprop	I1		00:00:11	t_ctrl_fsm.v:32	fsm_deadlock		
3	×	4	traffic.main.state_out_SG_deadlock_safeprop	I1		00:00:13	t_ctrl_fsm.v:32	fsm_deadlock		
4	×	7	traffic.main.state_out_SR1_deadlock_safeprop	I1		00:00:13	t_ctrl_fsm.v:32	fsm_deadlock		

Double click on the status * of property "traffic.first.state_out_SG_deadlock_safe._prop"






29. To further review the inputs of this FSM, to find that the reason for this deadlock issue is "waiting main" never goes high the FSM would get stuck at "SG" state



Add fairness Constraint for Inputs of FSM COI

30. To solve this fsm_deadlock falsified result, we need to add fairness constraints to model the inputs behavior by the following command to assume these inputs should have a change to toggle eventually, invoke it in the console:



31. Then click on to rerun, the new result shows all the deadlock failures solved

status	depth	name	engine	expression	elapsed_time	loc ation	type (V)	
~		traffic.first.state_out_SG_deadlock_safeprop	18		00:03:51	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.first.state_out_SR0_deadlock_safeprop	15		00:01:25	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.first.state_out_SR1_deadlock_safeprop	18		00:03:55	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.first.state_out_SY_deadlock_safeprop	15		00:01:29	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.main.state_out_RESET_deadlock_safeprop	15		00:01:30	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.main.state_out_SG_deadlock_safeprop	18		00:03:50	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.main.state_out_SR0_deadlock_safeprop	18		00:01:33	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.main.state_out_SR1_deadlock_safeprop	18		00:03:56	t_ctrl_fsm.v:32	fsm_deadlock	
~		traffic.main.state_out_SY_deadlock_safeprop	15		00:01:35	t_ctrl_fsm.v:32	fsm_deadlock	

Debug fsm livelock Failure

32. Debug these failures:



	status (V)	depth	name	engine	expression	elapsed_time	loc ation	type (V)	state_reg	ĺ
-	×	8	traffic.first.state_out_RESET_livelock_safeprop	11		00:01:12	t_ctrl_fsm.v:32	fsm_livelock	first.state_out	ĺ
	×	8	traffic.main.state_out_RESET_livelock_safeprop	11		00:02:01	t_ctrl_fsm.v:32	fsm_livelock	main.state_out	

Double click on the name of property "traffic.first.state_out_RESET_livelock_safe._prop", to cross probe to the FSM segment in the RTL, and find that this FSM could go to RESET state only as "rst" goes to 1'b1.

```
31 if (rst)

32 state out <= RESET;

SG->SV

33 else

34 state out <= next_state;

SG->SV SY->SRO
```

Since "rst" is already constrained by "create_reset" as an active high reset, so it would be kept as 1'b0 in functional phase.

Configure fsm_livelock Property Generation

33. After reviewing the design intent, if the conclusion is that it's meaningless to check livelock for RESET state, then we can configure AEP not to generate such property for it by inserting this command in the tcl, please note it has to be added before "read_file/analyze" command to get it work

```
aep_config -dont_generate -type fsm_livelock \
{first.state_out:RESET main.state_out:RESET }
```


34. Once the tcl updated, click on let to restart, it would show there is no property to check RESET state livelock now, and click to run and see there is no failure anymore

depth status elapsed time location engine expression type (V) traffic.first.state_out_SG_livelock_safe._prop 00:05:31 ...t_ctrl_fsm.v:32 fsm_livelock traffic.first.state out SR0 livelock safe. prop 14 00:06:00 ...t_ctrl_fsm.v:32 fsm livelock 18 traffic.first.state_out_SR1_livelock_safe._prop 00:05:27 ...t_ctrl_fsm.v:32 fsm_livelock traffic.first.state_out_SY_livelock_safe._prop 14 00:06:01 ...t_ctrl_fsm.v:32 fsm_livelock traffic.main.state out SG livelock safe. prop 18 00:05:47 ...t ctrl fsm.v:32 fsm livelock 14 fsm_livelock traffic.main.state_out_SR0_livelock_safe._prop 00:06:07 ...t ctrl fsm.v:32 fsm_livelock traffic.main.state_out_SR1_livelock_safe._prop 18 00:05:51 ...t_ctrl_fsm.v:32 14 traffic.main.state_out_SY_livelock_safe._prop 00:06:14 ...t_ctrl_fsm.v:32 fsm_livelock

Waive for confirmed falsified properties


35. For below 2 falsified properties, it can be waived due to these are free run counters, so overflow is inevitable.





36. How to waive such falsified properties that user has confirmed?

In GUI, choose property and right click => choose "Waive/Unwaive" => choose "Waive Selected Properties"



The waived properties were hidden after operation and they were also excluded in TaskList No.

Related TCL command:

```
fvwaive { <prop_name1> <prop_name2> .....}
```

To save waiver file for reusing, use below commands:

```
save_waiver_file -file <AEP_exclusion_file>.el
```

It can be read back next time in TCL script after compile design:

```
read_file .....
read_waiver_file -elfiles <AEP_exclusion_file>.el
```

Restart the Run and Verify Fix

37. Restart VC Formal with the modified assertion:

Click on the Restart VCST icon .

38. Re-run property verification:



Click on the Start Check icon .

Observe that there are no falsified properties and all are proven.

Save Session

39. Save session using default name from the VC Formal Shell:

Alternatively, click on File → Save Session... to open the "Save Session" dialog window.

40. Exit VC Formal:

Click on File → Exit

Restore Session

41. Start VC Formal using previous saved session:

```
%vcf -restore -verdi
```

42. Review setup and results then exit:

Click on File → Exit



Mode 2: Start VC Formal in Interactive Non-Verdi GUI Mode

43. Invoke VC Formal without Verdi GUI:

%vcf -f run.tcl

44. Enter run check command in VC Formal Shell:

vcf> check fv

45. When check completes, report results:

vcf> report fv -list

Alternatively, enter run check command with callback task:

vcf> check_fv -run_finish {report_fv -list > results.txt}

46. Start the Verdi GUI from within the VC Formal Shell:

vcf> start_gui

To debug failures, it is recommended to use the Verdi GUI.

Note that the VC Formal Shell panel will not be available in the Verdi GUI. Any Tcl command will need to be entered from the vcf> prompt where you used the start_gui command.

Also, the debug waveform may not be embedded in the same window as before. You can always click on to dock (or undock) a window.

47. Exit VC Formal:

vcf> quit



Mode 3: Set Up and Run VC Formal in Batch (Regression) Mode

48. Copy Tcl file run.tcl to run_batch.tcl:

```
%cp run.tcl run batch.tcl
```

49. Edit run_batch.tcl and add commands to run and save results:

```
check_fv -block
report_fv -list > results.txt
```

50. Add command to save session:

```
save_session -session batch results
```

And this session can be restored back by using below command:

```
%vcf -restore -session batch_results
```

- 51. Save run_batch.tcl file and exit editor.
- 52. Start VC Formal in batch mode with switch -batch:

```
%vcf -f run batch.tcl -batch
```

Note that in batch mode VC Formal exits automatically after the execution of the Tcl command file and no need to add "quit" command in the end of Tcl file.