# **Extension: Assembly**

Specifications

## **Extension Description**

- Main Goal
  - From assembly language to MIPS processor
    - Convert assembly code in SPIM to machine code
    - Execute the machine code on design processor
  - Hardware/Software co-design
    - For improving performance,
    - What unit need needed for processor according to the code
    - Based on the processor, how to modify the code
  - Assembly code: Bubble sort
    - Length sequence: 500
    - Better to compare with other sorting algorithm
  - +define+Assembly in neverilog simulation command

## **Comparison Metrics**

- Base on the test program
  - "I\_mem\_Assembly"
- Score : Total execution cycles of I mem Assembly

## From Assembly to Machine Code

· · · · · · · · · · · · · · · · · · ·					4			
0x15		jal	OutputTestPort	jal	8			000011_00000_00000
0x14		add	r30,r2, r0	add	\$30	\$1	\$0	000000_00010_00000
0x13		jal	OutputTestPort	SW	\$2	\$4	0000	000011_00000_00000
0x12		add	r30,r1, r0	addi	\$4	\$4	0004	000000_00001_00000
0x11		SW	r2, r4, 0x0000	SW	\$1	\$4	0000	101011_00100_00010
0x10		addi	r4, r4, 0x0004	addi	\$4	\$0	0000	001000_00100_00100
0x0F		SW	r1, r4, 0x0000	addi	\$2	\$0	0001	101011_00100_00001
0x0E		addi	r4, r0, 0x0000	addi	\$1	\$0	0000	001000_00000_00100
0x0D		addi	r2, r0, 0x0001	addi	\$3	\$0	14	001000_00000_00010
0x0C		addi	r1, r0, 0x0000	add	\$29	\$31	\$0	001000_00000_00001
0x0B		addi	r3, r0, 0x000e	jr	\$31			001000_00000_00011
0x0A	FibunacciSeries:	add	r29,r31,r0	SW	\$30	\$0	0100	000000_11111_00000
0x09		jr	r31	j	ЗА			000000_11111_00000
0x08	OutputTestPort:	SW	r30, r0, 0x0100	jal	8			101011_00000_11110
0x07		j	Trap	addi	\$30	\$0	0d5d	000010_00000_00000
0x06		jal	OutputTestPort	jal	23			000011_00000_00000
0x05		addi	r30,r0, 0x0D5D	jal	ØA			001000_00000_11110
0x04		jal	BubbleSort	jal	8			000011_00000_00000
0x03		jal	FibunacciSeries	addi	\$30	\$0		000011_00000_00000
0x02		jal	OutputTestPort	nop				000011_00000_00000
0x01	Main:	addi	r30,r0, 0x0932					001000_00000_11110
0x00		nop						000000000000000000

By yourself

MIPS Converter

0000000000000000

011110 00000 100000

### MIPS Converter

- https://goo.gl/CWkyQP
  - Input format
    - add t1 t2 t3
  - one line at a time

### MIPS Converter





### Result

add t1 t2 t3

Binary: 00000001010010110100100000100000

Hex: 0x014B4820

31	20	6 2 5 2 1	120 16	515 11	110 6	5 0
	SPECIAL	t2	t3	t1	0	ADD
	000000	01010	01011	01001	00000	100000
	6	5	5	5	5	6

#### ADD

#### Add Word

#### Format:

ADD rd, rs, rt [R-type]

31 2	625 21	20 16	15 11	10 6	5 0
SPECIAL	rs	rt	rd	0	ADD
000000				00000	100000
6	5	5	5	5	6

#### Purpose:

To add 32-bit integers. If overflow occurs, then trap.

#### Description:

rd <- rs + rt
The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32bit result. If the addition results in 32-bit 2's complement arithmetic overflow then the
destination register is not modified and an Integer Overflow exception occurs. If it does
not overflow, the 32-bit result is placed into GPR rd.

#### Restrictions:

On 64-bit processors, if either GPR rt or GPR rs do not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is undefined.

#### Operation:

if (NotWordValue(GPR[rs]) or NotWordValue(GPR[rt])) then UndefinedResult() endif
temp <- GPR[rs] + GPR[rt]
if (32\_bit\_arithmetic\_overflow) then
 SignalException(IntegerOverflow)
else
 GPR[rd] <- sign\_extend(temp31..0)
endif</pre>

#### **Exceptions:**

Integer Overflow

#### **Programming Notes:**

ADDU performs the same arithmetic operation but, does not trap on overflow.

#### Implementation Notes: