

ATJ227X Datasheet

Latest Version: 1.0

2010-11-26



Declaration

Circuit diagrams and other information relating to products of Actions Semiconductor Company, Ltd. ("Actions") are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction is not necessarily given. Although the information has been examined and is believed to be accurate, Actions makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and disclaims any responsibility for inaccuracies. Information in this document is provided solely to enable use of Actions' products. The information presented in this document does not form part of any quotation or contract of sale. Actions assumes no liability whatsoever, including infringement of any patent or copyright, for sale and use of Actions' products, except as expressed in Actions' Terms and Conditions of Sale for. All sales of any Actions products are conditional on your agreement of the terms and conditions of recently dated version of Actions' Terms and Conditions of Sale agreement Dated before the date of your order.

This information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights, copyright, trademark rights, rights in trade secrets and/or know how, or any other intellectual property rights of Actions or others, however denominated, whether by express or implied representation, by estoppel, or otherwise.

Information Documented here relates solely to Actions products described herein supersedes, as of the release date of this publication, all previously published data and specifications relating to such products provided by Actions or by any other person purporting to distribute such information. Actions reserve the right to make changes to specifications and product descriptions at any time without notice. Contact your Actions sales representative to obtain the latest specifications before placing your product order. Actions product may contain design defects or errors known as anomalies or errata which may cause the products functions to deviate from published specifications. Anomaly or "errata" sheets relating to currently characterized anomalies or errata are available upon request. Designers must not rely on the absence or characteristics of any features or instructions of Actions' products marked "Reserved" or "undefined." Actions reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Actions' products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of Actions and further testing and/or modification will be fully at the risk of the customer.

Copies of this document and/or other Actions product literature, as well as the Terms and Conditions of Sale Agreement, may be obtained by visiting Actions' website at http://www.actions-semi.com/ or from an authorized Actions representative. The word "ACTIONS",



the Actions' LOGO, whether used separately and/or in combination, and the phase "ATJ227X" are trademarks of Actions Semiconductor Company, Ltd., Names and brands of other companies and their products that may from time to time descriptively appear in this product data sheet are the trademarks of their respective holders; no affiliation, authorization, or endorsement by such persons is claimed or implied except as may be expressly stated therein.

ACTIONS DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE.

IN NO EVENT SHALL ACTIONS BE RELIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF ACTIONS OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER ACTIONS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES OR NOT.

Additional Support

Additional product and company information can be obtained by visiting the Actions website at: http://www.actions-semi.com



Contents

D	eclarati	on	2
С	ontents		4
R	evision	History	8
1	Intro	duction	9
	1.1	Overview	9
	1.2	System Applications	10
	1.3	HW Feature	10
	1.4 Block	k Diagram	13
	1.5 Orde	ering information	14
	1.6 Cont	rastive study of functions	14
2	Syste	m Control	16
	2.1	Power Supply	16
	2.2.1	Power Management Unit	
	2.3	Reset	21
	2.4	Clock and PLL	22
	2.5 2.5.1	Interrupt Controller	
	2.6 2.6.1 2.6.2	Driver Capacity Configuration of IO Signals	29
	2.7	BROM	
	2.8	ChipID	35
	2.9	Electrical Characteristics	36
3	Memo	ory Controller	38
	3.1	DDR Memory Controller	38
	3.2	Nand Flash Controller	39



	3.2.1	EDO Mode Timing	40
	3.3	SD/MMC Controller	40
	3.4	Memory Stick Controller	41
4	GPIO	/PWM and Multiplexing	42
	4.1	IO Description	42
	4.2	Register Description	44
	4.2.1	GPIO_AOUTEN	45
	4.2.2	GPIO_AINEN	45
	4.2.3	GPIO_ADAT	45
	4.2.4	GPIO_BOUTEN	
	4.2.5	GPIO_BINEN	
	4.2.6	GPIO_BDAT	
	4.2.7	MFP_CTL0	
	4.2.8	MFP_CTL1	
	4.2.9	PWMx_CTL	52
5	Seria	I Peripheral Interface	53
	5.1	SPI	53
	5.1.1	Registers Description	57
	5.2	UART	62
	5.2.1	Registers Description	
	5.3	I2C Controller	70
	5.3.1	Registers Description	
6	Man-	Machine Interface	85
	6.1	Key Matrix	85
	6.1.1	Application Description	85
	6.1.2	KEY Value	85
	6.1.3	Register Description	86
	6.2	Touch Panel	88
	6.2.1	Registers Description	88
7	Video	o IN/OUT	
	7.1	LCD Controller	92
	7.1.1	Pin Mapping	
	7.1.2	Interface Timing	
	7.1.3	Registers Description	
	,		



	7.2	HDMI Transmitter	101	
	7.3	TVOUT	102	
	7.4	TVIN	102	
	7.4.1	Registers Description		. 102
	7.5	Sensor	108	
	7.5.1	Registers Description		. 109
8	Audio	o In/Out		115
	8.1	Module Interface	115	
	8.1.1	DAC		. 115
	8.1.2	ADC		. 116
	8.1.3	I2S		. 116
	8.2	Characteristics	116	
	8.2.1	DAC+PA		. 116
	8.2.2	PA		. 118
	8.3	Solution Block Diagram	122	
9	RTC .			123
	9.1.1	2HZ		. 123
	9.1.2	Calendar		. 123
	9.1.3	Alarm		. 123
	9.1.4	Watch dog		. 124
	9.1.5	TIMER0/1		. 124
	9.1.6	S2_TIMER		. 124
	9.1.7	Register Description		. 124
10	O USE	3		132
11	1 Pin	Description		133
	11.1	ATJ2279	133	
	11.1.1	Pin assignment		. 133
	11.1.2	Pin Definition		. 134
	11.2	ATJ2279B	147	
	11.2.1	Pin assignment		. 147
	11.2.2	•		
	11.3	ATJ2275B	159	
	11.3.1	Pin assignment		. 159
	11.3.2	Pin Definition		. 160



11.4	ATJ2273B	171	
	1 Pin assignment		
11.4.	Pin Definition		. 172
12 Pac	ckage Drawings		180
12.1	ATJ2279 Package Drawings	180	
12.2	ATJ2279B&2275B Package Drawings	181	
12.3	ATJ2273B Package Drawings	182	
13 Ар	pendix	· • • • • • • • • • • • • • • • • • • •	183
13.1	Acronym and Abbreviations	183	



Revision History

Date	Revision	Description
2010-11-26	1.0	New Release



1 Introduction

1.1 Overview


ATJ227X is a highly integrated SOC for high density media solution with multiprocessor. The architecture of one 32-bit RISC up to 450 MHz, cooperated with a powerful Video Engine, a build in Graphics Processing Unit (GPU) and a Display Engine, high efficiency buses, high-speed DDR/DDRII/Mobile DDR memory controller. It can achieve high performance and low power dissipation.

ATJ227X is capable of dealing with all formats of video decoder, up to HD resolution, as well as all audio formats with a build in audio codec. And its video recorder can support up to 720p resolution. Audio/Video file can be played through HDMI, CVBS, YPbPr, 5.1 channel, SPDIF, IIS. ATJ227X also has RGB and CPU LCD interfaces with touch panel build-in. The integrated USB V2.0 (HS) SIE with OTG function enables the platform to act as a host or slave mass storage device at the speed up to 480Mbps. Nand Flash Controller, with build in 8bit/12bit/24bit/40bit ECC, randomizer for TLC nand support. 2-bit SPI Nor (SNor) Flash Controller, SD/MMC/MS card Controller and versatile peripheral serial interfaces (IIC, SPI*2, UART*2, IR, SPDIF, I2S), is able to support various memories, and such functions as Wi-Fi, LAN, Bluetooth, IRC is supported. Moreover, the build in Power Management Unit provides necessary system power and manage internal and external power dissipation to realize lower system cost.

ATJ227X therefore can provide a true 'ALL-IN-ONE' solution that is ideally suited for high density media devices.



1.2 System Applications



1.3 HW Feature

High Speed 32bit RISC

- ♦ Up to 450 MHz
- ♦ 8-stage pipeline
- ♦ MIPS32™ instruction set
- **♦** Programmable Memory Management Unit
- ♦ 16KB I-Cache and 16KB D-cache
- ♦ 24kB DSPRAM
- ♦ 8kB ISPRAM

Video Engine

- All format of 720p video supported, 30fps, up to 20Mbps averagely;
- ◆ Support MPEG-4 encoding, up to 720p resolution
- ◆ Support digital room from x1~x4, and with configurable step.

JPEG Codec

- ♦ Decoding/Encoding up to 4096*4096
- ◆ Decoding Format: YCbCr4:2:2, YCbCr4:2:0



◆ Encoding Format: YCbCr4:2:2, YCbCr4:2:0

Graphics Processing Unit

- ◆ Completely compatible with Openvg 1.0
- ♦ Hardware accelerated Pattern Tiling
- ♦ Hardware accelerated FastFill
- **Hardware accelerated Affine Transform**
- Hardware accelerated Device Font

Memory Interface

- ◆ DDR/DDRII/M-DDR memory controller, x16 data bus, supporting up to 256MB, 200MHz max
- ♦ Nand Flash controller with 8bit/12bit/24bit/40bit ECC, x8 data bus, 3.1V, supporting 2RB and 4CE, and hardware randomizer supported.
- ◆ SPI Nor Boot Supported

LCD Controller

- ◆ Support CPU interface LCD
- ♦ Support up to 24bit RGB interface
- ◆ Programmable timing control for various panels
- ♦ Support LCD resolution up to 1024*1024

Display Engine

- Four moveable layers
- Alpha blending and color space converting
- Scalar
- ◆ Dither function for 16 bit/18 bit interface LCD
- Gamma correction
- Video brightness, contrast and saturation adjustable

Audio Engine

- ◆ All format of Audio decoding supported
- ◆ Support MPEG-I decoding, 8~ 448kbps
- ◆ Support WMA decoding, 5~383kbps
- Support AAC/OGG/APE decoding
- Several format of Audio encoding supported

HDMI

- ♦ HDMI 1.1, up to 720p resolution
- ◆ Supports RGB, YCbCr format
- ◆ Supports IEC60958 audio format up to 24bits

TV Out:

- ◆ Support NTSC-M, -J and -4.43 modes.
- ◆ Support PAL-B, -D, -G, -H, -I, -M, -N, -Nc mode
- ♦ Support CVBS output
- ◆ Support YPbPr/YCbCr output up to 720p ◆ With the CLKOUT for CMOS Sensor resolution
- ◆ Support outputting blue/black color and ColorBar when no data input

CMOS Sensor interface

- ♦ Support BT656&BT601 Interface
- ♦ Support CMOS Sensor with YUV422 or **RGB565** data format

USB

- ♦ Complies with OTG 2.0
- ◆ Supports Session Request Protocol (SRP) and Host Negotiation Protocol (HNP).
- ◆ Supports point-to-point communication with

Audio In/Out

- ◆ Build in stereo Sigma-Delta DAC, SNR>96dB
- ◆ Build in stereo Sigma-Delta ADC, SNR>89dB



one low-speed, full-speed or high-speed device in Host mode

 Supports full-speed or high-speed in peripheral mode, up to 480Mbps

SDIO

- ◆ Two 4-wire bus supported
- ♦ Up to 8-wire for one bus
- Support SD/HCSD/microSD/miniSD/MS memory card, MMC/RSMMC/MMC PLUS card
- ♦ Support SDIO function

UART

- 5-8 Data Bits and LSB first in Transmitting and receiving
- ♦ 1-2 Stop Bits
- ◆ Even, Odd, or No Parity

SPI

- ♦ 2 seperated SPI controller
- Each support master mode and slave mode. The speed of master mode up to 80Mbps, and slave up to 20Mbps.
- Support dual I/O write and read mode as master
- ◆ Support single data rate mode and double data rate(DDR mode) as master
- Support two wire mode, only use SCLK and MOSI signal

Timer/Clock

- ◆ 2 Timers
- ◆ Alarm supported
- ◆ Calendar supported
- Two oscillator needed: 24MHz and 32.768KHz

ATJ227X DATASHEET

- ◆ 18mW*2 Headphone Power Amplify, THD<-90dB</p>
- in ◆ Support Microphone/FM (Linein) to ADC

12C

- ◆ 1-ch multi-master I2C bus, support both master and slave functions
- Support standard mode (100kbps) and fast-speed mode (400kpbs)

User Interface

- ◆ 1 remote control
- ◆ 2*4 key matrix
- ◆ Build in Touch Panel controller
- ◆ IRC build in

I2S&SPDIF

- Support 5.1-Channel through I2S
 Transmitter module with Ext. 6-Channel
 DAC, include 3-Wire-DOUT Mode and TDM
 (time-division multiplexed) Mode
- Support 5.1-Channel digital out through SPDIF

Chip ID

Programmable for customer



PMU

- Programmable DC/DC converters and regulator
- ♦ Battery charger, support Li+ battery.
- Voltage detector for over current protection and temperature surveillance
- **♦** Low Power Mode
- ♦ Deep Sleep Mode


Package

◆ LQFP216, LQFP176 E-PAD and LQFP128 E-PAD for different usage.

Low SOC power

- ◆ Low standby current. Less than 50uA with
- ◆ Low power consumption. Less than 0.5mW/MHz of the CPU.
- ◆ Dynamic system clock adjustment

1.4 Block Diagram





1.5 Ordering information

Part Number	Package
ATJ2279	LQFP216 (24*24)
ATJ2279B	LQFP176 E-PAD (20*20)
ATJ2275B	LQFP176 E-PAD (20*20)
ATJ2273B	LQFP128 E-PAD (14*14)

1.6 Functions Contrastive list

ATJ227 series IC: ATJ2279 (216Pin) , ATJ2279B (176Pin-EPAD) , ATJ2275B (176Pin-EPAD) ATJ2273B (128Pin-EPAD) $_{\circ}$ Here are the differences of functions among them.

Features	ATJ2279	ATJ2279B	ATJ2275B	ATJ2273B
Package	LQFP216	LQFP176-EPAD	LQFP176-EPAD	LQFP128-EPAD
MCU/System	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
PMU	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$	V
DDR1	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
DDR2	\checkmark	$\sqrt{}$	\checkmark	V
Nand/SNor Flash	√	$\sqrt{}$	\checkmark	V
CPU LCD screen	√/ 16bit / 18bit	√/ 1 6bit / 1 8bit	√/ 1 6bit / 1 8bit	√/ 16 bit
RGB LCD screen	√/ RGB888	√/ RGB 666	√/ RGB 666	√/ RGB 565
Camera sensor	√/ BT656	√/ BT656	×	×
SD/MMC/MS Card	$\sqrt{/8}$ line	√ / 4line	√ / 4line	√ / 4line
USB Host /Slave	V	V	V	×
Touch Panel	\checkmark	$\sqrt{}$	\checkmark	×
Key scan	V	V	$\sqrt{}$	$\sqrt{}$
HDMI Output	V	V	V	×
CVBS Output	V	√	V	V
YPbPr Output	V	V	V	V
5.1 CH Output	V	×	×	×



Earphone Output	$\sqrt{}$	√	√	√
MIC Input	\checkmark	$\sqrt{}$	$\sqrt{}$	$\sqrt{}$
FM Module	V	V	V	V
IR Receiver	$\sqrt{}$	V	V	×

Notes: Here we use ATJ227X when introducing function modules, please refer to the corresponding module for IC of different packages.



2 System Control

2.1 Power Supply

It is very important to provide the adequate power and ground for high-speed digital and sensitive analog circuit. To achieve good and stable quality, the power and ground pins are sepatated into several groups.

Recommended Operating Condition

Supply Voltage		Min	Тур	Max	Unit
BAT		3.4	3.8	4.2	٧
DC5V/VBUS		4.5	5	5.2	V
VCC/SVCC/AVCC/PAVCC/ HAVCC/HDVCC/		2.8	3.1	3.4	V
VDDR	DDR1	2.2	2.4	2.6	V
DDF		1.6	1.8	2.0	V
VDD/SVDD/AV	DD	1.0	1.2	1.5	V

Note 1: According to different application, the VDD voltage can configure differently. For optimum CPU performance, the VDD should be higher than 1.2V. For reducing the power consumption, the VDD can supply with 1.0V.

2.2 Power Management Unit

ATJ227X only supports LI-ION battery mode. Power Management Unit consists of DC-DC converters, linear regulators, LI-ION charger, two low resolution A/D converters and power saving control unit.

PIN of PMU:

VDD DC-DC PIN: LX_VDD, PGND, VDD

• VDDR DC-DC PIN: LX_VDDR,PGND,VDDR

High voltage regulator input and output PIN: DC5V, VCC

Battery input/output PIN: BAT

Line-in controller input PIN: REM_CON

Light photo sensor input PIN:LPS_IN

External power PIN: VCCOUT

Analog power PIN: AVCC, AVDD



- SVCC, SVDD
- ON/OFF PIN

ATJ227X has four power modes, active mode, low-power mode, sleep mode, shut-down mode. In low power mode, all PLLs should be shut down via software programming. In sleep mode, the power supply except VDDR will be shut off.

The loading capacity of DC/DC converters and Regulators as follow:

Block Name	Loading
VDD	1.2V, 450mA @ BAT=3.6V, 5% Drop
VDDR	1.8V/2.5V, 300mA @ BAT=3.6V, 5% Drop
VCCOUT	3.1V, 200mA @ BAT=3.6V, 5% Drop
AVCC	2.95V, 70mA @ AVCC 5% Drop
AVDD	1.2V, 20mA @ AVDD 5% Drop
vcc	3.1V, 350mA @ VCC 5% Drop

There is a low speed 7bit ADC in ATJ227X for battery monitor.


The relationship between the battery type and the ADC input range is:

Battery Type	Internal Voltage Divider For Battery	AD Input Range
1 Li+	1/2	0.7-2.2

There is a low speed 6 bits ADC in ATJ227X for remote control and light photo sensor output voltage. The input range is from 0 to SVCC.



Bat ADC



2.2.1 Register Description

PMU Register Block Base Address

Name	Physical Base Address	KSEG1 Base Address
INTC	0x10000000	0xB000000

2.2.1.1 Standby_ONOFF_INT_CTL

OFFSET=0x0008

Bits	Name	Description	Access	Reset
31:3	-	Reserved	R	0
		Enable ON/OFF press interrupt		
2	OFIEN	0: Disable	R/W	1
		1: Enable		
1	OFPDS	ON/OFF key short press interrupt pending bit	D/W	0
	OFFDS	Writing 1 to this bit will clear it.	R/W	U
0	OFPDL	ON/OFF key long press interrupt pending bit	D /\W	0
U	OFFDL	Writing 1 to this bit will clear it.	R/W	U



2.2.1.2 Standby_ONOFF_CTL_WK

OFFSET=0x000c

Bits	Name	Description	Access	Reset
31:3	-	Reserved	R	0
2:0	TSET	ON/OFF key long press time limit 000: 1 second 001: 2 seconds 010: 3 seconds 011: 4 seconds 100: 5 seconds	R/W	010
		101: 6 seconds 110: 7 seconds 111: 8 seconds		

2.2.1.3 PMU_CTL1

OFFSET=0x0018

Bits	Name	Description	Access	Reset
31-21	-	Reserved		
		Wire control ADC and LPS ADC Enable		
20	REMOTEADCEN	1: Enable	R/W	1
		0: Disable		
		Wire control ADC frequency select		
19	REMOTEADC_FS	0: 64Hz	R/W	0
		1: 128Hz		
18-0	-	Reserved		

2.2.1.4 PMU_BDG_CTL

OFFSET=0x0020

Bits	Name	Description	Access	Reset
31-24	-	Reserved		
23-18	REMOTEADC6	Wire control ADC output	R	ХХ
17-0	-	Reserved		



2.2.1.5 PMU_CHARGER

OFFSET=0x0028

Bits	Name	Description	Access	Reset
		Enable Charge Circuit		
31	ENCH	1: Enable charge circuit	R/W	0
		0: Disable charge circuit.		
		Charger timer set enable bit:		
		0: disable		
30	CHGTIME	1: enable	R/W	0
30	CHGTIME	If enable Charger timer, the charger will stop when the	R/ W	U
		time set by bit 28-29 has arrived. (Will not stop		
		charging; will set CHGEND to 1).		
		00 2h		
29:28	TIMER	01 4h	D /W	11
29:28	HIVIER	10 6h	R/W	11
		11 8h		
		Charging end Status.		
27	CHGEND	0: not charging over, 1: charging over.		
21		If battery is not full, this bit is 0; If battery is full, this bit	R	Х
		is 1.		
26	-	Reserved		
		Charging phase		
		00 Reserved		
		01 Pre-charging		
25:24	PHASE	10 Constant current	R	XX
		11 Constant voltage		
		This two bit will be available Only when bit 31 of this		
		register is set, or will be always read 00		
23-10	-	Reserved		
		0: 30%, when the charging current is decreased to the		
	30% of	30% of the constant current, battery voltage check		
9	STOPI	starts;	R/W	0
9	31001	1: 50%, when the charging current is decreased to the	TY W	J
		50% of the constant current, battery voltage check		
		starts;		

8	STOPV	Charger stop voltage (OCV). 0: 4.18V 1: 4.16V When the charging current is decreased to the set value (set by STOPI) of constant current charging, for every certain period (set by DTSEL), the hardware will stop charging and delay for 1s for re-check the battery voltage. If the voltage > the set value of STOPV, then set CHGEND to 1.		0: 4.18V 1: 4.16V When the charging current is decreased to the set value (set by STOPI) of constant current charging, for every certain period (set by DTSEL), the hardware will stop charging and delay for 1s for re-check the battery voltage. If the voltage > the set value of STOPV, then set		0
7	-	Reserved				
6-4	CHGIS	Charge Current Configure 000 50mA 001 100mA 010 150mA 011 200mA 100 250mA 101* 300mA 110 400mA 111 500mA	R/W	000		
3-0	-	Reserved				

2.3 Reset


There is an external reset signal, active low, and is pulled-up weakly internal.

Parameter	Symbol	Condition	MIN.	MAX.	Unit
Reset Input Low-Level Width	twrsl	RESET	230	-	us



Reset Timing





Efficiency Curve for Backlight Step-up Circuit

Note: Reset Pin input has the characteristics of hysteresis. The relationship between reset level and reset pin is shown in the above Figure: upper threshold VT+=1.9V, lower threshold VT-=1.2V.

A Watch dog reset can be used through software configuration, for the details please refer to the chapter of RTC.

2.4 Clock and PLL

Pin Name	10	Description	
LOSCO	AO	32.768KHz Crystal Output	
LOSCI	Al	32.768KHz Crystal input	
HOSCO	AO	24MHz Crystal Output	
HOSCI	Al	24MHz Crystal input	

Two external crystals are required, and the embedded PLLs will generate the necessary clock signals under control of the software. The crystal accuracy should under 30ppm to ensure the best quality.

2.5 Interrupt Controller

The interrupt controller supports 32 interrupt sources. It can generate five outputs as interrupt requests 0, 1, 2, 3 and 4. Each of these outputs are connected to the CPU core; the below shows the interrupt controller connections to the CPU.

Interrupt Controller Connects to CPU

Interrupt Controller Requests	CPU Interface	CPU Interrupt Request
Request 0	SI_INT[0]	IP2 (hardware interrupt0)
Request 1	SI_INT[1]	IP3 (hardware interrupt1)



Request 2	SI_INT[2]	IP4 (hardware interrupt2)
Request 3	SI_INT[3]	IP5 (hardware interrupt3)
Request 4	SI_INT[4]	IP6 (hardware interrupt4)

- Can assign anyone of the 32 Interrupt Sources to MIPS hardware interrupt n(n=0,1,2,3,4)
- Have two external interrupts: external interrupt0 and external interrupt1
- External interrupt0 can be used as normal interrupt input, especially it can also be used to awake PMU in status2 and status3.

Interrupt Sources

Interrupt Number	Sources	Туре
0	Hantro	High Level
1	AE (Audio Engine)	High Level
2	VE (Video Encoder)	High Level
3	DE (Display Engine)	High Level
4	GPU (Graphics Processing Unit)	High Level
5	VIN(Video Input)	High Level
6	PC(Performance Counter)	High Level
7	2Hz/WatchDog	High Level
8	TIMER1	High Level
9	TIMER0	High Level
10	RTC	High Level
11	DMA	High Level
12	Key	High Level
13	External	High Level
14	TP	High Level
15	SPI0	High Level
16	SPI1	High Level
17	Reserved	-
18	IIC	High Level
19	UARTO	High Level
20	UART1	High Level
21	Reserved	-
22	USB	High Level
23	DAC/SPDIF/IIS	High Level
24	ADC	High Level



25	NAND	High Level
26	SD1	High Level
27	SD0/MMC	High Level
28	MS	High Level
29	ON/OFF	High Level
30	HDMI	High Level
31	Reserved	-

2.5.1 Register Description

Interrupt Controller Block Base Address

Name	Physical Base Address	KSEG1 Base Address
INTC	0x10020000	0xB0020000

Interrupt Controller Block Configuration Registers List

Offset	Register Name	Description
0x00	INTC_PD	Interrupt Pending register
0x04	INTC_MSK	Interrupt Mask register
0x08	INTC_CFG0	Interrupt Config register 0
0x0C	INTC_CFG1	Interrupt Config register 1
0x10	INTC_CFG2	Interrupt Config register 2
0x14	INTC_EXTCTL	External Interrupt control and status register
0x18	INTCO_EXTTYPE_CTL	External Interrupt 0 awake type control register

2.5.1.1 INTC_PD

CPU can access the status of interrupt sources by reading this register. The Interrupt Pending bit can not be cleared by writing 1; it is not cleared until device pending is cleared.

offset = 0x00

Bit	Name	Description	R/W	Reset
31:0	INTC_PD[n]	Interrupt Pending bit.Interrupt nume "n" accords to Interrupt Sources Table. 0: Interrupt source n request is not active 1: Interrupt source n request is active.	R	INTC_PD[n]



2.5.1.2 INTC_MSK

CPU can be enabled or disabled by writing this register. 0: Interrupt is disabled. 1: Interrupt is enabled.

offset = 0x04

Bits	Name	Description	R/W	Reset
0	Hantro	Hantro Interrupt Mask Bit	R/W	0
1	AE	AE Interrupt Mask Bit	R/W	0
2	VE	VE Interrupt Mask Bit	R/W	0
3	DE	DE Interrupt Mask Bit	RW	0
4	GPU	GPU Interrupt Mask Bit	RW	0
5	VI	Video Input Interrupt Mask Bit	RW	0
6	PC	Performance Count Interrupt Mask Bit	RW	0
7	2Hz/WatchDog	2Hz/WatchDog Interrupt Mask Bit	RW	0
8	TIMER1	TIMER1 Interrupt Mask Bit	RW	0
9	TIMERO	TIMERO Interrupt Mask Bit	RW	0
10	RTC	RTC Interrupt Mask Bit	RW	0
11	DMA	DMA Interrupt Mask Bit	RW	0
12	Key	KEY Interrupt Mask Bit	RW	0
13	External	External IRQ Interface Interrupt Mask Bit	RW	0
14	TP	Touch Pannel Interrupt Mask Bit	RW	0
15	SPI0	SPI0 Interrupt Mask Bit	RW	0
16	SPI1	SPI1 Interrupt Mask Bit	RW	0
17	Reserved	-	RW	0
18	IIC	IIC Interrupt Mask Bit	RW	0
19	UART0	URTO Interrupt Mask Bit	RW	0
20	UART1	URT1 Interrupt Mask Bit	RW	0
21	Reserved	-	RW	0
22	USB	USB Interrupt Mask Bit	RW	0
23	DAC/SPDIF/IIS	DAC/SPDIF/IIS Interrupt Mask Bit	RW	0
24	ADC	ADC Interrupt Mask Bit	RW	0
25	NAND	NAND Interface Interrupt Mask Bit	RW	0
26	SD1	SD1 Interface Interrupt Mask Bit	R/W	0
27	SD0/MMC	SD0/MMC Interface Interrupt Mask Bit	RW	0
28	MS	MS Interrupt Mask Bit	RW	0
29	ON/OFF	ON/OFF Interrupt Mask Bit	RW	0
30	НДМІ	HDMI Interrupt Mask Bit	RW	0



				i e
31	Reserved	-	RW	0

2.5.1.3 INTC_CFGx

Interrupt Config Registers. CPU can assign anyone interrupt source to one of the five interrupt requests.

INTC_CFG2[n]	0	0	0	0	1
INTC_CFG1[n]	0	0	1	1	Х
INTC_CFG0[n]	0	1	0	1	X
The interrupt request be assigned	0	1	2	3	4

INTC_CFG0: Offset=0x0008 INTC_CFG1: Offset=0x000C INTC_CFG2: Offset=0x0010

Bits	Name	Description	R/W	Reset
0	Hantro	Hantro Interrupt CFGx Bit	R/W	0
1	AE	AE Interrupt CFGx Bit		0
2	VE	VE Interrupt CFGx Bit	R/W	0
3	DE	DE Interrupt CFGx Bit	RW	0
4	GPU	GPU Interrupt CFGx Bit	RW	0
5	VI	Video Input Interrupt CFGx Bit	RW	0
6	PC	Performance Count Interrupt CFGx Bit	RW	0
7	2Hz/WatchDog	2Hz/WatchDog Interrupt CFGx Bit	RW	0
8	TIMER1	TIMER1 Interrupt CFGx Bit	RW	0
9	TIMERO	TIMERO Interrupt CFGx Bit	RW	0
10	RTC	RTC Interrupt CFGx Bit	RW	0
11	DMA	DMA Interrupt CFGx Bit	RW	0
12	Key	KEY Interrupt CFGx Bit	RW	0
13	External	External IRQ Interface Interrupt CFGx Bit	RW	0
14	TP	Touch Pannel Interrupt CFGx Bit	RW	0
15	SPI0	SPIO Interrupt CFGx Bit	RW	0
16	SPI1	SPI1 Interrupt CFGx Bit	RW	0
17	Reserved	-	RW	0
18	IIC	IIC Interrupt CFGx Bit	RW	0
19	UARTO	URTO Interrupt CFGx Bit	RW	0
20	UART1	URT1 Interrupt CFGx Bit	RW	0



21	Reserved	-	RW	0
22	USB	USB Interrupt CFGx Bit	RW	0
23	DAC/SPDIF/IIS	DAC/SPDIF/IIS Interrupt CFGx Bit	RW	0
24	ADC	ADC Interrupt CFGx Bit	RW	0
25	NAND	NAND Interface Interrupt CFGx Bit	RW	0
26	SD1	SD1 Interface Interrupt CFGx Bit	R/W	0
27	SD0/MMC	SD0/MMC Interface Interrupt CFGx Bit	RW	0
28	MS	MS Interrupt CFGx Bit	RW	0
29	ON/OFF	ON/OFF Interrupt CFGx Bit	RW	0
30	HDMI	HDMI Interrupt CFGx Bit	RW	0
31	Reserved	-	RW	0

2.5.1.4 INTC_EXTCTL

External Interrupt Control and Status register. When one of the external interrupt arises, the corresponding pending bit of INTC_PD will be set.

Offset=0x0014

Bits	Name	Description	Read/Write	Reset
31:27	-	Reserved.	R	0
		External Interrupt 1 Type		
		00: High level active.		
26:25	EXTYPE1	01: Low level active.	RW	00
		10: Rising edge-triggered.		
		11: Falling edge-triggered.		
		Enable External interrupt 1(irq)		
24	E1EN	0 Disable	RW	0
		1 Enable		
23:17	-	Reserved.	R	0
		External Interrupt 1 Pending		
		0 External interrupt source 0 is not active.		
16	E1PD	1 External interrupt source 0 is active.	D/M	
10	ETAD	Write 1 to the bit will clear it. If external interrupt	R/W	-
		source 1 is edge-triggered, this bit must be cleared by		
		software after detected.		
15:11	-	Reserved.	R	0
10:9	-	Reserved.	R	0
8	EOEN	Enable external interrupt 0(irq)	R/W	0



		0 Disable		
		1 Enable		
7:1	1	Reserve.	R	0
		External Interrupt 0 Pending		
		0 External interrupt source 0 is not active.		
0	E0PD	1 External interrupt source 0 is active.	D/M	0
U	EUPD	Write 1 to the bit will clear it. If external interrupt	R/W	U
		source 0 is edge-triggered, this bit must be cleared by		
		software after detected.		

2.5.1.5 INTC _EXTTYPE_CTL

External Interrupt 0 awake type control register Offset=0x0018

Bits	Name	Description	Access	Reset
31:7	-	Reserved	R	0
6:5	Extlrq0_PIN_TYPE	The pin which configure external interrupt 0 is of different function O0: release EN_PMU single O1: GPIO 10: ExtIrq0 11: not defined	R/W	00
4	ExtIrq0_GPI0_Output_en	The pin which configures external interrupt output enabled 1: Enable 0: Disable	R/W	0
3	ExtIrq0_GPI0_Input_en	The pin which configures external interrupt output enabled 1: Enable 0: Disable	R/W	0
2	EXtIrq0_GPI0_DATA	GPIO DATA	R/W	0
1:0	EXTYPE0	External interrupt 0 type 00: High level active. 01: Low level active. 10: Rising edge-triggered. 11: Falling edge-triggered.	R/W	00



2.6 Driver Capacity Configuration of IO Signals

2.6.1 Register Description

Block Name	Physical Bass Address	KSEG1 Base Adress
GPIO/MFP/PWM	0x101C0000	0xB01C0000

0x0088 PAD_DRV0 P		PAD Drive Capacity0 Select
0x008C	PAD_DRV1	PAD Drive Capacity1 Select
0x0090	PAD_DRV2	PAD Drive Capacity2 Select

2.6.1.1 PAD_DRV0

Pad Driving Capacity 0 Offset=0x0088

Bits	Name	Description	R/W	Default
		PAD SD1_CMD Drive Capacity		
		00: Level 1		
31:30	SD1CMD_DRV	01: Level 2	RW	00
		10: Level 3		
		11: Reserved		
		PAD SD1_CLKA Drive Capacity		
		00: Level 1		
29:28	SD1CLKA_DRV	01: Level 2	RW	00
		10: Level 4		
		11: Reserved		
		PAD SD0_D[7:4] Drive Capacity		
		00: Level 1		
27:26	SD0DH_DRV	01: Level 2	RW	00
		10: Level 3		
		11: Reserved		
		PAD SD0_D[3:0] Drive Capacity		
		00: Level 1		
25:24	SD0DL_DRV	01: Level 2	RW	00
		10: Level 3		
		11: Reserved		



		PAD SD0_CMD Drive Capacity		
		00: Level 1		
23:22	SD0CMD_DRV	01: Level 2	RW	00
		10: Level 3		
		11: Reserved		
		PAD SD0_CLKA Drive Capacity		
		00: Level 1		
21:20	SD0CLKA_DRV	01: Level 2	RW	00
		10: Level 4		
		11: Reserved		
		PAD NAND_D[5:2] Drive Capacity		
		00: Level 1		
19:18	NFDM_DRV	01: Level 2 (MU1=1)	RW	00
	_	10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		
		PAD NAND_D[7:6] and NAND_D[1:0] Drive Capacity		
		00: Level 1		
17:16	NFDLH_DRV	01: Level 2 (MU1=1)	RW	00
27.20		10: Level 4 (MU1=1&MU2=1)	```	
		11: Reserved		
		PAD NAND_RB1 Drive Capacity		
		00: Level 1		
15:14	NFRB1_DRV	01: Level 2 (MU1=1)	RW	00
15.14		, ,	I KVV	00
		10: Level 4 (MU1=1&MU2=1) 11: Reserved		
		PAD NAND_RB0 Drive Capacity		
40.40	NEDDO DEL	00: Level 1	D	
13:12	NFRB0_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		
		PAD NAND_WEB and NAND_RDB Drive Capacity		
		00: Level 1		
11:10	NFWR_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Level 5 (MU1=1&MU2=1&MU3=1)		
		PAD NAND_ALE and NAND_CLE Drive Capacity		
9:8	NFCA_DRV	00: Level 1	RW	00
3.5	III OA_DIN	01: Level 2 (MU1=1)	'**	
		10: Level 4 (MU1=1&MU2=1)		



		11: Reserved		
		PAD NAND _CEB3 Drive Capacity		
		00: Level 1		
7:6	NFCEB3_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		
		PAD NAND _CEB2 Drive Capacity		
		00: Level 1		
5:4	NFCEB2_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		
		PAD NAND _CEB1 Drive Capacity		
		00: Level 1		
3:2	NFCEB1_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		
		PAD NAND _CEBO Drive Capacity		
1:0		00: Level 1		
	NFCEBO_DRV	01: Level 2 (MU1=1)	RW	00
		10: Level 4 (MU1=1&MU2=1)		
		11: Reserved		

2.6.1.2 PAD_DRV1

Pad Driving Capacity 1 Offset=0x008C

Bits	Name	Description	R/W	Default
		PAD BT_D[7:2] Drive Capacity		
31	BTDH_DRV	0: Level 1	RW	0
		1: Level 2 (MU=1)		
		PAD BT_D1 Drive Capacity		
30	BTD1_DRV	0: Level 1	RW	0
		1: Level 2 (MU=1)		
		PAD BT_DO Drive Capacity		
29	BTD0_DRV	0: Level 1	RW	0
		1: Level 2 (MU=1)		
28:27	BTCLKOUT_DRV	PAD BT_CLKOUT Drive Capacity	RW	00



		00: Level 1		
		01: Level 2 (MU1=1)		
		10: Level 3 (MU1=1&MU2=1)		
		11: Reserved		
		PAD BT_PCLK, BT_HSYNC and BT_VSYNC Drive		
		Capacity		
26	BTCTL_DRV	0: Level 1	RW	0
		1: Level 2 (MU=1)		
		PAD LCD_D[17:10] Drive Capacity		
25	LCDDM1_DRV	0: Level 1	RW	0
25	LCDDWIT_DKV	1: Level 2 (MU=1)	IT VV	U
		PAD LCD_D[23:18] and LCD_D[7:0]Drive Capacity		
24	LCDDHL_DRV	0: Level 1	RW	0
24	LCDDHL_DRV	1: Level 2 (MU=1)	LAAA	U
23	LCDCTL1DMO_DDV	PAD LCD_LDE/DE and LCD_D[9:8]Drive Capacity 0: Level 1	D\A/	0
23	LCDCTL1DM0_DRV	1: Level 2 (MU=1)	RW	U
		,		
		_ , , , _ , ,		
22	LCDCTLO_DRV	LCD_DCLK/WR Drive Capacity 0: Level 1	RW	0
		1: Level 2 (MU=1)		
04	KCINIS DDV	PAD KS_IN3 Drive Capacity 0: Level 1	RW	0
21	KSIN3_DRV	1: Level 2 (MU=1)	TOV	U
		PAD KS_IN2 Drive Capacity		
20	KCINO DDV	0: Level 1	RW	0
20	KSIN2_DRV	1: Level 2 (MU=1)	IT VV	U
19	KSINOUT_DRV	PAD KS_IN[1:0] and KS_OUT[1:0] Drive Capacity 0: Level 1	RW	0
13	NSINOUI_DRV	1: Level 2 (MU=1)	1/44	
		PAD I2SD2 Drive Capacity		
18	I2SD2_DRV	0: Level 2	RW	0
10	IZ3DZ_DRV	1: Level 3 (MU=1)	IT VV	J
		PAD I2SD1 Drive Capacity		
17	I2SD1_DRV	0: Level 2	RW	0
-"	ISONT_DKA	1: Level 3 (MU=1)	1.44	
		PAD I2S_MCLK \ I2S_BCLK \ I2S_LRCLK and I2S_D00		
16	I2SCLKD0_DRV	Drive Capacity	RW	0
10	1230LNDU_DRV	0: Level 2	IL AA	J
		U. LEVEI Z		



PAD I2C_SCLK and I2C_SDATA Drive Capacity 15	RW	0
15		-
1: Level 2 (MU=1) 14 - Reserved PAD SIRQ1 Drive Capacity		-
14 - Reserved PAD SIRQ1 Drive Capacity	RW	0
PAD SIRQ1 Drive Capacity		·
I I I I I I I I I I I I I I I I I I I		
	D\A/	0
	RW	0
1: Level 2 (MU=1)		
PAD UARTO_TX and UARTO_RX Drive Capacity		
00: Level 1		
12:11 UARTOTXRX_DRV 01: Level 2 (MU1=1)	RW	00
10: Level 3 (MU1=1&MU2=1)		
11: Reserved		
PAD SPI1_MISO Drive Capacity		
00: Level 1		
10:9 SPI1MISO_DRV 01: Level 2 (MU1=1)	RW	01
10: Level 3 (MU1=1&MU2=1)		
11: Reserved		
PAD SPI1_SS Drive Capacity		
00: Level 1		
8:7 SPI1SS_DRV 01: Level 2 (MU1=1)	RW	01
10:Level 3 (MU1=1&MU2=1)		
11: Reserved		
PAD SPI1_SCLK and SPI1_MOSI Drive Capacity		
00: Level 1		
6:5 SPI1CKDO_DRV 01: Level 2 (MU1=1)	RW	01
10: Level 3 (MU1=1&MU2=1)		
11: Reserved		
PAD TEST_DRV (FM_CLK) Drive Capacity		
4 TEST_DRV 0: Level 1	RW	0
1: Level 2 (MU1=1)		
PAD SPI0_SS and SPI0_MISO Drive Capacity		
00: Level 1		
3:2 SPIOSSDI_DRV 01: Level 2 (MU1=1)	RW	01
10: Level 3 (MU1=1&MU2=1)		
11: Reserved		
PAD SPIO SCLK and SPIO MOSI Drive Capacity	_	
1:0 SPIOCKDO_DRV 00: Level 1	RW	01



01: Level 2 (MU1=1)	
10: Level 3 (MU1=1&MU2=1)	
11: Reserved	

2.6.1.3 PAD_DRV2

Pad Driving Capacity 2
Offset=0x0090

Bits	Name	Description	R/W	Default
31:8	-	Reserved	RW	0
7:6	EDGEADJ1	CK, CK# and DQMx signal falling edge speed adjust; 00: lowest falling edge 01: normal falling edge 10: fast falling edge 11: fastest falling edge	RW	01
4:5	EDGEADJ2	DQx and DQSx signal falling edge speed adjust; 00: lowest falling edge 01: normal falling edge 10: fast falling edge 11: fastest falling edge	RW	01
3	PADSEL	DDR pad driver selection 0: 2.5V 1: 1.8V	RW	0
2	PADDRV2	increase the DQx and DQSx PAD drive strength o: normal strength	RW	0
1	PADDRV1	1: increase the Address and Command (CAS#/RAS#/WE#/CKE#/CS#/DMx/CK/CK#) PAD drive strength 0: normal strength	RW	0
0	HALF_DRV	When this bit is set to 1, the DDR output driver reduce to half strength: 0: full strength 1: half strength	R/W	0

2.6.2 Recommended Values for Modules' PAD Driver Capacity

The configuration of pads driver capacity follows the order, Level4>Level3>Level2>Level1.



DDR: The current setting for DDR's PAD driver capacity is PAD_DRV2=0X57, which is relatively weak. The weaker configuration is 0x51, and the DDR's highest speed supported by the weakest configure cannot be more than 120MHz. The specific condition is related to the board, recommend not to readily modify the board.

SD/MS:

- (1) initialize, low frequency clock (<400K) CMD, DAT and CLK all can adopt the first level.
- ② If SD 4-wire mode adopted, the following is recommended: SDCLK: for low speed (25MHz CLK), the 2nd level; SDCMD & SDDATA: for low speed (25MHz CLK) 1st level can be adopted; for high speed, at (25MHz~50MHz CLK), 2nd level.
- ③ If MMCplus 8-wire mode adopted, the following is recommended: SDCLK: 4th level; SDCMD & SDDATA: for low speed (below 25MHz CLK) 2nd level can be adopted; for high speed, (25MHz~50MHz CLK), 3rd level.

HDMI: HDMI Pad driver is adjusted via the registers TMDS_SCR1 and TMDS_SCR2, which can be respetively set as:

 $TMDS_SCR1 = 0xCECO00F0, TMDS_SCR2 = 0x6068$.

Nand Flash: For signle and double CE -Flash, use the lowest level at 20MHz, the middle level for no more than 36MHz and the highest level for more than 36MHz. 4 CE -Flash, middle level for 32MHz and the highest level for more than 32MHz.

LCD: LCD (including CPU screen and RGB screen), defaulted as LEVEL1 for the solution.

Sensor: When SENSOR's CLKOUTis used as output:

Output 24MHz, defauted as LEVEL1

Output 54MHz, use LEVEL2 Output 72MHz, use LEVEL3

2.7 BROM

There is a built-in ROM for system boot in ATJ227X, boot from Nand Flash, SD card, Serials nor and some other storage device are supported.

2.8 ChipID

Some bits of ID number can be programmed and fused by users of ATJ227X with the PC tool we

Page 35



provided if it is necessary.

2.9 Electrical Characteristics

Absolute Maximum Ratings

Parameter	Symbol	Min	Max	Unit
Ambient	Tamb	-10	+70	$^{\circ}$
Temperature				
Storage	Tetø	-55	+150	$^{\circ}$
Temperature	Tstg		. 100	
	DC5V/VBUS/ BAT	-0.3	5.5	٧
	VCC/SVCC/AVCC/PAVCC/	-0.3	3.6	v
Supply Voltage	HAVCC/HDVCC/VCCOUT	0.0	5.0	•
	VDDR/LXVDDR/DDR_VP	-0.3	2.8	٧
	VDD/SVDD/AVDD/LXVDD	-0.3	1.6	٧
	+3.1V IO	-0.3	3.6	٧
Input Voltage	+2.5V IO	-0.3	2.8	V
	+1.2V IO	-0.3	1.6	V

Note:

- 1) Even if one of the above parameters exceeds the absolute maximum ratings momentarily, the quality of the product may be degraded. The absolute maximum ratings, therefore, specify the value exceeding, which the product may be physically damaged. Use the product well within these ratings.
- 2) All voltage values are with respect to GND
- 3) $+3.1V \cdot 10/+2.5V \cdot 10/+1.2V \cdot 10$ are defined in the Pin list.

DC Characteristics

VCC = 3.1V TA = 0 to 70 °C

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Low-level input voltage	VIL			0.8	٧
High-level input voltage	V _{IH}	2.0			٧
Low-level output voltage	V _{OL}			0.4	٧



High-level output voltage	Vон	2.4			V
---------------------------	-----	-----	--	--	---

DC Parameters for DDR

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
DDR	DDR_VREF	0.48xVDDR		0.52 x VDDR	٧
Reference Voltage					
Input High Voltage	Vih	DDR_VREF + 0.15		VDDR+0.2	٧
Input Low Voltage	Vil	-0.2		DDR_VREF-0.15	٧

The DDR interface voltage levels and timing as specified by JEDEC standard.



3 Memory Controller

3.1 DDR Memory Controller

The external DDR memory controller supports 16bit data width DDR/Mobile DDR and DDR2 device. The controller uses the multi-bank pipeline operation feature to archive the high performance bandwidth. In the low bandwidth application, the DDR controller could use the aggressive power saving strategy to save power.

The DDR SDRAM Controller supports Double Data Rate (DDR) synchronous dynamic random access memory. The features of the controller are listed bellow:

- Compatible with the JEDEC Standards about Standard DDR1/ Mobile DDR1 and DDR2 device.
- Bidirectional Data Strobe (DQS) is transmitted or received with data.
- Differential clock output (CK and CK#).
- Commands active at the positive CK edge
- Data mask (DQM) for write data.
- Burst type: Sequential burst operation in the DDR interface.
- CAS latency: 2/3 in DDR and Mobile DDR Application, CAS latency: 2\3\4\5 in DDR2 application.
- Auto refresh and self refresh modes function.
- Aggressive power saving function which put the DDR device in precharge power down state when DDR interface is idle.
- Hardware bank manages to archive the least latency.
- 2.5V (SSTL_2 compatible) I/O for standard DDR1 device. 1.8V (LVCMOS) I/O for lower power DDR1 (or Mobile DDR1) device. 1.8V SSTL I/O for Standard DDR2 SDRAM.
- Support x16 DDR1/Mobile DDR/DDR2 SDRAM device.
- The capacity of the DDR1/Mobile DDR1/DDR2 device range from 64Mbit to 2Gbit is supported.
- Support DDR266\DDR333
- The address assignment are list below:

DDR Device Organization Table

Capacity	Org	Bank	Row Addr	Col Addr	Page(Row)Size (Byte)	Note
64Mb	4M * 16	4	A0~A11	A0~A7	512	DDR/DDR2
128Mb	8M * 16	4	A0~A11	A0~A8	1024	
*128Mb	8M*8bit*2	4	A0~A11	A0~A8	1024	
256Mb	16M * 16	4	A0~A12	A0~A8	1024	
*256Mb	16M*8bit*2	4	A0~A11	A0~A9	2048	



512Mb	32M * 16	4	A0~A12	A0~A9	2048	
*512Mb	32M*8bit*2	4	A0~A12	A0~A9	2048	
1Gb	64M * 16	4	A0~A13	A0~A9	2048	
*1Gb	64M*8bit*2	4	A0~A12	A0~A9, A11	4096	DDR specify
*2Gb	128M*8bit*2	4	A0~A13	A0~A9,A11	4096	
1Gb	64M * 16	8	A0~A12	A0~A9	2048	
*1Gb	64M*8bit*2	4	A0~A13	A0~A9	2048	DDR2
2Gb	128M*16	8	A0~A13	A0~A9	1024	specify
*2Gb	128M*2	8	A0~A13	A0~A9	4096	

Note:

- 1. The capacity catalog mark "*" in front of the data means that type is to combine two pcs 8bit width DDR to 16bit width data bus.
- 2. When 2Gb DDR2 is supported, CKE signal can not work at the same time.

3.2 Nand Flash Controller

The general purpose Nand Flash Interface controller is a configurable interface to external Nand Flash. The highly configurable and flexible interface can attach to using most of readily available Nand Flash device. The Flash data bus can be configured to be 8bit access.

This controller provides automatic timing control for the using data read and write access signal line. The interface automatically maintains proper CLE, ALE and CE setup and hold up as well as proper read/write DMA practical.

The Controller module can monitor the relatively interval transitions of the NAND Flash device's Ready/Busy signal. This include an interrupt that can monitor the rising edge of the busy signal and that can be set to generate a timeout interrupt if the NAND Flash device hang up, etc.

The forward error correction module is used to provide Actions ATJ227X applications with a reliable interface to various storage media, especially storage media that would otherwise have unacceptable bit error rates. The ECC module comprises three different error correcting code processors:


- 1-HM correcting encoder/decoder.
- 8-BCH correcting encoder/decoder.
- 12-BCH correcting encoder/decoder.
- 24-BCH correcting encoder/decoder.
- · 40-BCH correcting encoder/decoder



Nand Flash Controller's features are as follows:

- 1bit/8bit/12bit/24bit/40bit Error Correction support
- Data error Corrected by HW automatically
- Seven byte address support for new NAND Flash support
- HW supported Randomizer
- SLC, MLC & TLC NAND Flash support
- 8 bit wide NAND support
- Monitor the NAND Flash Ready/Busy signal by HW support

3.2.1 EDO Mode Timing



3.3 SD/MMC Controller

The chapter describes the SD/MMC card Host Controller and how data is transferred to SD card device and discusses how to configure and program the SD Host Controller (SDC) module. This section is based on MMC card specification 4.3, and is compatible with SD memory card physical layer specification version 2.00. Multimedia Card/SD card is serial/parallel I/output interface to send command and receive data. It has 10 pin, such as CMD, CLK, Data7~0.

SD/MMC Controller's features are as follows:

- Support SD/HCSD/microSD/miniSD memory card, MMC/RSMMC/MMCPLUS card, INAND, MOVINAND, eMMC, CE-ATA Micro Drive and SDIO card etc.
- Support 1 bit, 4bit, 8bit, bus mode.
- Clock max rate up to 52MHz.
- Contain an integrated 32bit*16 FIFO
- Read / Write CRC Status Hardware auto checked.

Version 1.0 Page 40



- Support Auto multi block read/write mode.
- Support SDIO function.
- Support boot mode based on MMC43. SPEC.
- Hardware timeout function.
- Integrated Clock Delay Chain Technique to Regulate Card Interface Timing: Latching Delay Chain for I Signal.
- Build-in pull up resistance for CMD/DAT lines.

3.4 Memory Stick Controller

This chapter describes the Memory stick/pro/micro card Host Controller and How data is transferred to Memory Stick device and discusses how to configure and program the Memory Stick Host Controller (MSHC) module.

The MSHC module provides the following features:

- Full compatibility with Memory Stick Standard Card Format Specification Ver1.43.
- Full compatibility with Memory Stick Pro Card Format Specification Ver1.03.
- Full compatibility with Memory Stick Micro Card Format Specification Ver1.00.
- Full compatibility with Memory Stick Pro-HG Card Format Specification Ver1.02.
- Support Hardware Auto Detecting BREQ INT signal from MS card Before Writing or Reading
 Data.
- Support Hardware automatically sending Writing or Reading Pages TPC.(Multiple pages Maximum 256 pages).
- Integrated Clock Delay Chain Technique to Regulate Card Interface Timing: Latching Delay Chain for I Signal, Output Delay Chain for output signal.
- Integrated Watchdog Counter to report Exception happening.
- Integrated Pull down resistance (value 51Komh) for Data Line.
- Contains an integrated 32×16-bit FIFO.
- Integrated CRC circuit.
- Pull down resistance Inside for Data Line.



4 GPIO/PWM and Multiplexing

- 64 GPIOs with independent output and input function
- Several different driving capacity of 64 GPIOs
- Software control for Multiplexing
- 4 independent PWM signal from Hz to MHz
- PWM with 64-level duty adjustment
- PWM with high level or low level active
- Built-in pull-up or pull-down resistance in some functional pads

4.1 IO Description

PIN Name	GPIO	Default Status (Boot from NandFlash after Brom)	Drive Capacity (mA)	PU/PD
NAND_D5	GPIOA 00	X (nf_data)	5/9/16	
SIRQ1	GPIOA 01	1 (100k pu)	5/9	SIRQ1: PU 100k/PD 100k
NAND_CEB0	GPIOA 02	1	5/9/16	
NAND_CEB1	GPIOA 03	0	5/9/16	
NAND_CEB2	GPIOA 04	1	5/9/16	
NAND_CEB3	GPIOA 05	1	5/9/16	
12S_D1	GPIOA 06	Z	8/12	
12S_D2	GPIOA 07	Z	8/12	
NAND_RB0	GPIOA 08	1 (2.2k pu)	5/9/16	PU 2.2k (RB0)
NAND_RB1	GPIOA 09	Z	5/9/16	PU 2.2k (RB1)
NAND_D0	GPIOA 10	X (nf_data)	5/9/16	
NAND_D1	GPIOA 11	X (nf_data)	5/9/16	
SD0_D4	GPIOA 12	0	5/9/12	SD:50K PU
300_04	GFIOA 12	U	5/ 9/ 12	MS:50K PD
SD0_D5	GPIOA 13	0	5/9/12	SD:50K PU
		-	-, -, -	MS:50K PD
SD0_D6	GPIOA 14	0	5/9/12	SD:50K PU
			, ,	MS:50K PD



SD0_D7	GPIOA 15	0	5/9/12	SD:50K PU
		-	-, -,	MS:50K PD
NAND_D6	GPIOA 16	X (nf_data)	5/9/16	
NAND_D7	GPIOA 17	X (nf_data)	5/9/16	
SD0_CLK	GPIOA 18	1	5/9/16	
SD0_CMD	GPIOA 19	0	5/9/12	SD:50K PU
SD0_D0	GPIOA 20	0	5/9/12	SD:50K PU
350_50	di loa 20	ŭ	3/ 3/ 12	MS:50K PD
SD0_D1	GPIOA 21	0	5/9/12	SD:50K PU
		-	-, -,	MS:50K PD
SD0_D2	GPIOA 22	0	5/9/12	SD:50K PU
				MS:50K PD
SD0_D3	GPIOA 23	0	5/9/12	SD:50K PU MS:50K PD
UARTO_TX	GPIOA 24	0	5/9/12	WI3:50K PD
UARTO_RX	GPIOA 25	0	5/9/12	
LCD_D14	GPIOA 26	0	5/9	
LCD_D15	GPIOA 27	0	5/9	100k PU
LCD_D16	GPIOA 28	0	5/9	100k PD
LCD_D17	GPIOA 29	0	5/9	100k PU
I2C_SCLK	GPIOA 30	0	5/9	12C:2.7K PU
I2C_SDATA	GPIOA 31	0	5/9	I2C:2.7K PU
SD1_CLK	GPIOB 00	1	5/9/16	
SD1_CMD	GPIOB 01	Z	5/9/12	SD:50K PU
BT_PCLK	GPIOB 02	0	5/9	
BT_HSYNC	GPIOB 03	0	5/9	
BT_VSYNC	GPIOB 04	0	5/9	
BT_CLKOUT	GPIOB 05	0	5/9/12	
BT_D0	GPIOB 06	Z	5/9	
BT_D1	GPIOB 07	Z	5/9	
BT_D2	GPIOB 08	Z	5/9	
BT_D3	GPIOB 09	Z	5/9	
BT_D4	GPIOB 10	Z	5/9	
BT_D5	GPIOB 11	Z	5/9	
BT_D6	GPIOB 12	Z	5/9	
BT_D7	GPIOB 13	Z	5/9	
D1_D1	21 10D T3	L	3/3	



SPIO_SCLK	GPIOB 14	0	5/9/12	
SPI0_SS	GPIOB 15	Z	5/9/12	
SPI0_MOSI	GPIOB 16	0	5/9/12	
SPI0_MIS0	GPIOB 17	Z	5/9/12	
SPI1_SCLK	GPIOB 18	0	5/9/12	
SPI1_SS	GPIOB 19	Z	5/9/12	
SPI1_MOSI	GPIOB 20	0	5/9/12	
SPI1_MISO	GPIOB 21	z	5/9/12	
I2S_MCLK	GPIOB 22	Z	8/12A	
I2S_BCLK	GPIOB 23	Z	8/12	
I2S_LRCLK	GPIOB 24	Z	8/12	
12S_D0	GPIOB 25	Z	8/12	
KS_INO	GPIOB 26	1 (100k PU)	5/9	KEY:100k PU
N3_1140	GI 10B 20	I (IOOK 1 0)	3/3	100k PU
KS_IN1	GPIOB 27	1 (100k PU)	5/9	KEY:100k PU
KO_IIVI	GI 100 21	I (IOOK 1 0)	3/3	100k PU
KS_IN2	GPIOB 28	1 (100k PU)	5/9	KEY:100k PU
KS_IN3	GPIOB 29	Z	5/9	KEY:100k PU
NS_INS	GFIOD 29	2	5/9	100k PU
KS_OUTO	GPIOB 30	0 (100k PD)	5/9	100k PD
KS_OUT1	GPIOB 31	1 (100k PU)	5/9	100k PU

4.2 Register Description

GPIO/MFP/PWM Registers Block Base Address

Block Name	Physical Bass Address	KSEG1 Base Adress
GPIO/MFP/PWM	0x101C0000	0xB01C0000

GPIO/MFP/PWM Registers Offset Address

Offset	Register Name	Description	
0x0000	GPIO_AOUTEN	GPIOA Output Enable	
0x0004	GPIO_AINEN	GPIOA Input Enable	
0x0008	GPIO_ADAT	GPIOA Data	
0x000C	GPIO_BOUTEN	GPIOB Output Enable	
0x0010	GPIO_BINEN	GPIOB Input Enable	



0x0014	GPIO_BDAT	GPIOB Data	
0x0018	MFP_CTL0	Multiplexing Control 0	
0x001C	MFP_CTL1	Multiplexing Control 1	
0x0040	PWM0_CTL	PWM0 Output Control	
0x0044	PWM1_CTL	PWM1 Output Control	
0x0048	PWM2_CTL	PWM2 Output Control	
0x004C	PWM3_CTL	PWM3 Output Control	
0x0088	PAD_DRV0	PAD Drive Capacity0 Select	
0x008C	PAD_DRV1	PAD Drive Capacity1 Select	
0x0090	PAD_DRV2	PAD Drive Capacity2 Select	

4.2.1 GPIO_AOUTEN

GPIOA Output Enable Register

Offset=0x0000

Bits	Name	Description	R/W	Reset
		GPIOA [31:0] Output Enable.		
31:0	GPIOA_OUTEN	0: Disable	RW	0
		1: Enable		

4.2.2 GPIO_AINEN

GPIOA Input Enable Register

Offset=0x0004

Bits	Name	Description	R/W	Reset
		GPIOA [31:0] Input Enable.		
31:0	GPIOA_INEN	0: Disable	RW	0
		1: Enable		

4.2.3 GPIO_ADAT

GPIOA Data Register



Offset=0x0008

Bits	Name	Description	R/W	Reset
31:0	GPIOA_DAT	GPIOA [31:0] Input/Output Data.	RW	0

4.2.4 GPIO_BOUTEN

GPIOB Output Enable Register

Offset=0x000c

Bits	Name	Description		Reset
		GPIOB [31:0] Output Enable.		
31:0	31:0 GPIOB_OUTEN	0: Disable	RW	0
		1: Enable		

4.2.5 GPIO_BINEN

GPIOB Input Enable Register

Offset=0x0010

Bits	Name	Description	R/W	Reset
		GPIOB [31:0] Input Enable.		
31:0	31:0 GPIOB_INEN	0: Disable	RW	0
		1: Enable		

4.2.6 GPIO_BDAT

GPIOB Data Register

Offset=0x0014

Bits	Name	Description	R/W	Reset
31:0	GPIOB_DAT	GPIOB [31:0] Input/Output Data.	RW	0



4.2.7 MFP_CTL0

Multiplexing Control Register 0 Offset=0x0018

Bits	Name	Description	R/W	Default
		LCD_D[15:8] Multiplexing		
31	LCDDHL	0: LCD_D[15:8]	RW	0
		1: LCD_D[7:0]		
		LCD_D[17:12]		
30		0: LCD	RW	Reserved
		1:reserved		
		BT_D[7:2], BT_CLKOUT, BT_VSYNC, BT_HSYNC and		
		BT_PCLK Multiplexing		
		0: BT_D[7:2], BT_CLKOUT, BT_VSYNC, BT_HSYNC and		
29	BT	BT_PCLK	RW	1
		or BT_D[7:6], LCD_ D[0:3], BT_CLKOUT, LCD[14:16]		
		according to MFP_CTL0[19]		
		1: Nor_D[15:10], Nor_A[5:2]		
		SD1_CMD Multiplexing		
28	SD1_CMD	0: SD1_CMD	RW	0
		1: MS_BS		
		SD1_CLKA Multiplexing		
27	SD1_CLKA	0: SD1_CLKA	RW	0
		1: MS_CLK		
		SD0_D[7:4] Multiplexing		
		000: SD0_D[7:4]		
		001: SD1_D[3:0] (BROM SD1_D0 detect)		
		010: MS_D[7:4]		
26:24	SD0DH	011: Nor_A[17:14]	RW	011
		100: LCD_D[7:4]		
		101: MS_D[3:0]		
		110: LCD_D[7:5]&SD0_D[0]		
		110: LCD_D[7:5]&SD1_D[0]		
		SD0_D[3:0] Multiplexing		
		00:SD0_D[3:0] (BROM SD0_D0 detect)		
23:22	SD0DL	01: MS_D[3:0]	RW	10
		10: Nor_A[11:8]		
		11: LCD_D[3:0]		



		SD0_CMD Multiplexing		
		00: SDO_CMD		
21:20	CDO CMD	-	D\A/	10
21:20	SD0_CMD	01: MS_BS	RW	10
		10: Nor_A22		
		11: Reserved		
		BT_PCLK & BT_CLKOUT & BT_HSYNC & BT_VSYNC and		
19	BTLCD	BT_D[0:5]Multiplexing with LCD	RW	0
	-	0: BT_PCLK、BT_HSYNC、BT_VSYNC、BT_D[0:5]		
		1: LCD_ D[16:14]、 LCD[13:12]、 LCD[3:0]		
		SDO_CLKA Multiplexing		
18	SD0_CLKA	0: SDO_CLKA	RW	0
		1:MS_CLK		
		Nand_D[5:2] Multiplexing		
		00: Nand_D[5:2]		
	NEDM	01: Nor_D[5:2]		
17:16	NFDM	10: LCD_D[13:10]	RW	01
		11: SPI1_MISO \ SPI1_MOSI \ SPI1_SS \ SPI1_SCLK		
	(BROM SPI Nor detect)	(BROM SPI Nor detect)		
		Nand_D[1:0] and Nand_D[7:6] Multiplexing		
		00: Nand_D[1:0] and Nand_D[7:6]		
15:14	NFDLH	01: Nor_D[1:0] and Nor_D[7:6]	RW	01
		10: LCD_D[9:8] and LCD_D[15:14]		
		11: PWM1、SIRQ1 and Nor_D[7:6]		
		Nand_RB1 Multiplexing		
13	NFRB1	0: Nand_RB1	RW	0
		1: Nor_CEB5		
		Nand_RB0 Multiplexing		
12	NFRB0	0: Nand_RB0	RW	0
		1: Nor_CEB4		
		Nand_WEB and Nand_RDB Multiplexing		
		00: Nand_WEB and Nand_RDB		
11:10	NFWR	01: Nor_WR and Nor_RD	RW	01
11.10	141 4 414	10: LCD_DCLK(WR) and LCD_VSYNC(RS)	'``	
		11: SPIO_MOSI and SPIO_MISO		
		Nand_CLE and Nand_ALE Multiplexing		
		00: Nand_CLE and Nand_ALE		
9:8	NFCA	01: Nor_A0 and Nor_A1	RW	01
9.0	NECA		K VV	01
		10: LCD_D16 and LCD_D17		
		11: SPI0_SS and SPI0_SCLK		



7:6	NFCEB3	Nand_CEB3 Multiplexing 00: Nand_CEB3 01: Nor_CEB3 10: UART1_RX	RW	00
		11: MS_DBG_CLK Nand_CEB2 Multiplexing		
		00: Nand_CEB2		
5:4	NFCEB2	01: Nor_CEB2	RW	00
		10: UART1_TX		
		11: SD_DBG_CLK		
		Nand_CEB1 Multiplexing		
		00: Nand_CEB1		
3:2	NFCEB1	01: Nor_CEB1	RW	00
		10: SD1_CLKB		
		11: Reserved		
		Nand_CEBO Multiplexing		
		00: Nand_CEB0		
1:0	NFCEB0	01: Nor_CEB0/7	RW	01
		10: SD0_CLKB		
		11: Reserved		

4.2.8 MFP_CTL1

Multiplexing Control Register 1 Offset=0x001C

Bits	Name	Description	R/W	Default
		Multi Function Enable.		
31	MFEN	0: Disable	RW	0
		1: Enable		
		UARTO_TX and UARTO_RX Multiplexing		
		00:UART0_TX and UART0_RX		
30:29	UARTOTRX	01: SPI0_MOSI and SPI0_SCLK	RW	10
		10: Nor_A20 and Nor_A21		
		11: Reserved		
		KS_IN3 Multiplexing		
28:27	KSIN3	00: KS_IN3	RW	01
		01: EJ_TD0		

		10: PWM3		
		11: Reserved		
		KS_IN2 Multiplexing		
		00: KS_IN2		0.4
26:25	KSIN2	01: EJ_TDI	RW	01
		10: PWM2		
		11: Reserved		
		KS_IN[1:0] and KS_OUT[1:0] Multiplexing		
24	KSINOUT	0: KS_IN[1:0] and KS_OUT[1:0]	RW	1
		1: EJ_TMS \ EJ_TCK \ EJ_TRST \ EJ_DINT		
		BT_D[1:0] Multiplexing		
		00: BT_D[1:0],		
23:22	BTD[1:0]	or LCD_D[12:13] according to MFP_CTL0[19]	RW	01
23.22	[ט.ד]טום	01: Nor_D[9:8]	TVV	OI
		10: PWM1、PWM0		
		11: UART1_TX、UART1_RX		
	SIRQ1	SIRQ1 Multiplexing		
21		0: SIRQ1	RW	0
		1: PWM1		
		LCD_LDE and LCD_D[15:8] Multiplexing		
00	LODDI	0: (LCD_LDE/RD \ LCD_D[15:8]) Or (LCD_LDE/RD \	D)4/	•
20	LCDBT	LCD_D[7:0]), according to MFP_CTL[31]	RW	0
		1:BT_PCLK、BT_D[5:0]、BT_VSYNC、BT_HSYNC		
		I2S_D02 Multiplexing		
		00: I2S_D02		
19:18	I2SD2	01: SPDIF_TX	RW	00
		10: BT_CLKOUT		
		11: I2S_DI		
		I2S_D01 Multiplexing		
		00: I2S_D01		
17:16	I2SD1	01: I2S_DI	RW	00
		10: PWM0		
		11: Reserved		
		I2S_MCLK, I2S_BCLK, I2S_LRCLK and I2S_DO0 Multiplexing		
15	I2SCLKD0	0: I2S_MCLK, I2S_BCLK, I2S_LRCLK and I2S_DO0	RW	0
	123CLNDU	1: SPI1_SCLK, SPI1_SS, SPI1_MOSI and SPI1_MISO		
		I2C_SCLK and I2C_SDATA Multiplexing		
14:13	12C	00: I2C_SCLK and I2C_SDATA Multiplexing	RW	10
17.13	120	01: UART1_RX and UART1_TX	1/44	10
		OT. DARTIT_RY GIIU DARTIT_IY		



		10: Nor_A7 and Nor_A6		
		11: SPI0_SS and SPI0_MIS0		
		TEST and FM_CLK Multiplexing		
12	TEST	0: TEST	RW	0
		1: FM_CLK (defined in CMU_FMCLK register)		
		SPIO_SS and SPIO_MISO Multiplexing		
		00: SPI0_SS and SPI0_MIS0		
11:10	SPIOSSDI	01: UART1_TX and UART1_RX	RW	00
		10: PWM2 and PWM3		
		11: PWM2 and SPI0_MISO		
		SPIO_SCLK and SPIO_MOSI Multiplexing		
		00: SPI0_SCLK and SPI0_MOSI		
9:8	SPI0CKD0	01: UART1_RTSB and UART1_CTSB	RW	11
		10: UARTO_TX and UARTO_RX		
		11: Nor_A12 and Nor_A13		
		SPI1_MISO Multiplexing		
		00: SPI1_MISO		
7:6	SPI1MISO	01: UART1_RX	RW	00
		10: PWM3		
		11: DRV_VBUS		
		SPI1_SS Multiplexing		
		00: SPI1_SS		
5:4	SPI1SS	01: UART1_TX	RW	00
		10: PWM2		
		11: Reserved		
		SPI1_SCLK and SPI1_MOSI Multiplexing		
		00: SPI1_SCLK and SPI1_MOSI		
3:2	SPI1CKD0	01: UART1_RTSB and UART1_CTSB	RW	11
		10: UARTO_TX and UARTO_RX		
		11: Nor_A18 and Nor_A19		
		LCD_D[17:16] and UARTO multiplexing		
		00: LCD_D[17:16]		
1:0	LCDUARTO-	01: BT_D[7:6]	RW	00
		10: UARTO_RX and UARTO_TX		
		11: Reserved		



4.2.9 PWMx_CTL

PWMx output control (x=0, 1, 2, 3)

Offset=0x0040+4*x

Bits	Name	Description	R/W	Default
31:9	-	Reserved	R	0
8	POL_SEL	olarity select : PWM low voltage level active : PWM high voltage level active		0
7:6	- Reserved		R	0
5:0	DUTY	Duty select T active = (DUTY+1)/64	RW	0




5 Serial Peripheral Interface

5.1 SPI


ATJ227X contains two SPI interfaces. Each SPI has the following features:


- Support master mode and slave mode. The speed of master mode up to 80Mbps, and slaver up to 20Mbps.
- Support dual I/O write and read mode while use as master
- Support single data rate mode and double data rate(DDR mode) while use as master
- Support two wire mode, only use SCLK and MOSI signal
- Support IRQ and DMA mode to transmit data


CPOL/CPHA	Leading Edge	Trailing Edge	SPI Mode
0/0	Sample, rising	Setup, falling	0
0/1	Setup, rising	Sample, falling	1
1/0	Sample, falling	Setup, rising	2
1/1	Setup, falling	Sample, rising	3



Normal Operation







SPI timing

SPI max clock is 80MHz and the typical clock is 60MHz act as master.

The parmater $\rm s$ for reading SPI norFlash PMC25LV080 at the speed of 60Mbps are as: (System clock 60M)

Parameter	Symbol	Typical	Unit
SCK Clock	fclk	60	MHz
SCK High time	twн	8.01	ns
SCK Low time	twL	8.45	ns
SCK rise time	t _r	7.3	ns
SCK fall time	t _f	9.22	ns
Data output valid	t _{DOV:} MOSI	5.5	ns
Data output hold	t _{н:моs}	9.5	ns
Data in setup time	t _{SU:MISO}	3.75	ns
Data in hold time	tн:міso	10.0	ns
Output valid from CLK(MISO)	tv	11.25	ns

Slave:

Speed up to 15MHz if only write, and speed up to 30MHz if only read act as slave.

Parameter	Symbol	typical	Unit
Sck Clock	fclk	10	MHz
SCK High Time	twн	52	ns



SCK Low Time	twL	48	ns
SCK Rise Time	t _r	11.5	ns
SCK Fall Time	t _f	12	ns
Data Output	•	48.0	nc
Valid	t _{DOV:} MOSI	46.0	ns
Data Output	+	44.0	nc
Hold	t _{H:MOSI}	44.0	ns
Data In Setup	+	19	nc
Time	tsu:міso	19	ns
Data In Hold	+	75	nc
Time	t _{H:MISO}	15	ns
Output Valid	tv	39	nc
From Clk (Miso)	ιν	39	ns

5.1.1 Registers Description

SPI Registers Block Base Address

Block Name	Physical Base Address	KSEG1 Base Adress
SPI0	0x10250000	0xB0250000
SPI1	0x10258000	0xB0258000

SPIx Registers Offset Address

Offset	Register Name	Description
0x0000	SPIx_CTL	SPI Control Register
0x0004	SPIx_CLKDIV	SPI Clock Divide Register
0x0008	SPIx_STAT	SPI Status Register
0x000c	SPIx_RXDAT	SPI Receive FIFO Data Register
0x0010	SPIx_TXDAT	SPI Transmit FIFO Data Register

5.1.1.1 SPIx_CTL

SPIx Control Register

Offset=0x0000

Bits	Name	Description	R/W	Reset
31:27	1	Reserved	R	0



0: not convert Endian 0x76543210 ->0x76543210 1: convert Endian 1: convert End					
0x76543210 ->0x76543210 1: convert Endian 16bit mode:			Convert Endian bit		
1: convert Endian 16bit mode:					
CEB			0x76543210 ->0x76543210		
0x3210->0x1032 32bit mode: 0x76543210 ->0x10325476 MSB or LSB first shift in or out			1: convert Endian		
32bit mode: 0x76543210 ->0x10325476 MSB or LSB first shift in or out Sample delay time 00: No delay 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ/DRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 12: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 13: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 14: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 15: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 16: Set when TX F	26	CEB	16bit mode:	RW	0
0x76543210 ->0x10325476 MSB or LSB first shift in or out Sample delay time 00: No delay 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 10: DMA mode, DO not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ/DRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 12: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 13: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 14: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 15: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 16: Set when TX FIFO is 12 level empty			0x3210->0x1032		
MSB or LSB first shift in or out Sample delay time 00: No delay 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 10: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 10: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 18 EN 0: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			32bit mode:		
Sample delay time 00: No delay 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 10: Set when 15 level received in IRQ/DRQ mode 11: Set when 17 FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 1 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 12: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 13: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 14: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 15: Set when TX FIFO is 15: Set when TX FIFO			0x76543210 ->0x10325476		
25:24 SDT 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only			MSB or LSB first shift in or out		
25:24 SDT 01: Delay 1 HCLK cycle time 10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode 10: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI 19 TWME 0: Disable RW 0 17:16 RWC 01: Write only 10: Read only			Sample delay time		
10: 2 HCLK cycle time 11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only			00: No delay		
11: Reserved RX DRQ/IRQ Control. 00: Set when at least one byte received in IRQ mode. 01: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only RW 00	25:24	SDT	01: Delay 1 HCLK cycle time	RW	0
RX DRQ/IRQ Control. O0: Set when at least one byte received in IRQ mode. O1: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. O0: Set when TX FIFO is 1 level empty in IRQ mode. O1: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit O: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only RW 00			10: 2 HCLK cycle time		
O0: Set when at least one byte received in IRQ mode. O1: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. O0: Set when TX FIFO is 1 level empty in IRQ mode. O1: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit O: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only RW 00			11: Reserved		
O1: Set when 4 level received in IRQ/DRQ mode 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. O0: Set when TX FIFO is 1 level empty in IRQ mode. O1: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit O: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. RW 0 17:16 RWC 01: Write only 10: Read only			RX DRQ/IRQ Control.		
23:22 RDIC 10: Set when 8 level received in IRQ/DRQ mode 11: Set when 12 level received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIF0 is 1 level empty in IRQ mode. 01: Set when TX FIF0 is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIF0 is 8 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			00: Set when at least one byte received in IRQ mode.		
11: Set when 12 level received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			01: Set when 4 level received in IRQ/DRQ mode		
In DMA mode, D0 not set 00, because at lease 2 level necessary. TX DRQ/IRQ Control. O0: Set when TX FIFO is 1 level empty in IRQ mode. O1: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit O: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. R/W control O0: Write and read 17:16 RWC 01: Write only 10: Read only	23:22	RDIC	10: Set when 8 level received in IRQ/DRQ mode	RW	0
necessary. TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. D: Disable 1: Enable R/W control 00: Write and read 01: Write only 10: Read only			11: Set when 12 level received in IRQ/DRQ mode		
TX DRQ/IRQ Control. 00: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 01: Write only 10: Read only			In DMA mode, DO not set 00, because at lease 2 level		
21:20 TDIC 10: Set when TX FIFO is 1 level empty in IRQ mode. 01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 01: Write only 10: Read only			necessary.		
21:20 TDIC 10: Set when TX FIFO is 4 level empty in IRQ/DRQ mode. 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 01: Write only 10: Read only			TX DRQ/IRQ Control.		
21:20 TDIC 10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode. 11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 18 EN 0: Disable 1: Enable R/W control 00: Write and read 01: Write only 10: Read only			00: Set when TX FIFO is 1 level empty in IRQ mode.		
11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			01: Set when TX FIFO is 4 level empty in IRQ/DRQ mode.		
In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. O: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only	21:20	TDIC	10: Set when TX FIFO is 8 level empty in IRQ/DRQ mode.	RW	0
In DMA mode, DO not set 00, because at lease 2 level necessary. Two wire mode enable bit 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. O: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			11: Set when TX FIFO is 12 level empty in IRQ/DRQ mode.		
Two wire mode enable bit O: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. O: Disable 1: Enable R/W control O0: Write and read O1: Write only 10: Read only					
TWME 0: Normal 4 wire mode 1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. O: Disable 1: Enable R/W control O0: Write and read 17:16 RWC 01: Write only 10: Read only					
1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI Enable. 0: Disable 1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			Two wire mode enable bit		
Enable	19	TWME	0: Normal 4 wire mode	RW	0
18 EN 0: Disable 1: Enable RW 0 1: Enable R/W control 00: Write and read RWC 01: Write only 10: Read only RW 00			1: Two wire mode, use two pin, SPI_CLK and SPI_MOSI		
1: Enable R/W control 00: Write and read 17:16 RWC 01: Write only 10: Read only			Enable.		
R/W control 00: Write and read 17:16 RWC 01: Write only RW 00 10: Read only	18	EN	0: Disable	RW	0
17:16 RWC 00: Write and read 01: Write only 10: Read only			1: Enable		
17:16 RWC 01: Write only 10: Read only RW 00			R/W control		
10: Read only			00: Write and read		
	17:16	RWC	01: Write only	RW	00
			10: Read only		
			11: Reserved		



15	DTS	Read Start Control Write 1 to start Read clock while use DMA to read data, available only in master read only mode.	RW	0
		When transfer is finished, this bit will be auto cleared		
14	SSATEN	SPI_SS active automatically enable when in mode 0 and mode 2 (CPHA=0), only use in standard mode, except dual and DDR mode. 0: Disable 1: Enable	RW	0
13:12	DM	Dual mode and Double data rate Dual mode: Two data wire to read or write Double data rate: DDR O0: Single data wire and single data rate read or write O1: Dual and single data rate mode 10: Single data wire and DDR mode 11: Dual and DDR mode	RW	0
11	LBT	Loopback test 0: Not loopback 1: Loopback	RW	0
10	MS	Master/Slave Select. 0: Master 1: Slave	RW	0
9:8	DAWS	Data/Address Width. Select 00: 8 bit data and address, low 8 bit 01: 16 bit data and address, low 16bit 10: 32 bit data and address 11: Reserved	RW	0
7:6	CPOS	Clock Polarity Select. CPOL CPHA 00: Mode 0 01: Mode 1 10: Mode 2 11: Mode 3	RW	b11
5	LMFS	LSB/MSB First Select. 0: Transmit and receive MSB first 1: Transmit and receive LSB first	RW	0
4	SSC0	SPI_SS Control Output (only for master mode). 1: Output high 0: Output low.	RW	1



		TX IRQ Enable.		
3	TIEN	0: Disable	RW	0
		1: Enable		
		RX IRQ Enable.		
2	RIEN	0: Disable	RW	0
		1: Enable		
		TX DRQ Enable.		
1	TDEN	0: Disable	RW	0
		1: Enable		
		RX DRQ Enable.		
0	RDEN	0: Disable	RW	0
		1: Enable		

5.1.1.2 SPIx_CLKDIV

SPIx Clock Divide Control Register Offset=0x0004

Bits	Name	Description	R/W	Reset
31:10	-	Reserved	R	0
		In master mode: SPICLK=HCLK/(CLKDIV*2)		
		While CLKDIV is set to 1, the divide is 2.		
9:0	CLKDIV	The SPI clock rate up to 80MHz.	RW	0
9.0	CLNDIV	In slave mode:	IX VV	
		Need not to set this register.		
		Supporting SPI clock rate up to 20MHz.		
		When use, this register can not be set to 0		

5.1.1.3 SPIx_STAT

SPIx Status Register

Offset=0x0008

Bits	Name	Description	R/W	Reset
31:10	-	Reserved	R	0
	TEM	TX FIFO Empty.	0	4
9	TFEM	1: Empty	R	1



		0: Not Empty		
		RX FIFO Full.		
8	RFFU	1: Full	R	0
		0: Not Full		
		TX FIFO Full.		
7	TFFU	1: Full	R	0
		0: Not Full		
		RX FIFO Empty.		
6	RFEM	1: Empty	R	1
		0: Not Empty		
		TX FIFO Error.		
5	TFER	When overflow, the bit is set to 1. Write 1 to the bit will	RW	0
		clear the bit and reset the FIFO.		
	RFER	RX FIFO Error.		
4		When overflow, the bit is set to 1. Write 1 to the bit will	RW	0
		clear the bit and reset the FIFO.		
		Bus error bit. Write 1 to the bit will clear the bit		
3	BEB	0: No error	RW	0
		1: Bus error		
		Transfer Complete Bit.		
		DMA mode: This bit will be set to 1 when all the data sent		
2	тсом	out or receive over, that the SCK has not clock.	RW	0
		CPU mode: This bit will be set to 1 when every byte data		-
		sent out or receive over, that the SCK has not clock.		
		Write 1 will clear to zero		
		TX IRQ Pending Bit. 0: No IRQ		
1	TIP	1: IRQ	RW	0
		Write 1 to the bit will clear it.		
		RX IRQ Pending Bit.		
	-	0: No IRQ	_,	
0	PIP	1: IRQ	RW	0
		Write 1 to this bit will clear it.		



5.1.1.4 SPIX_RXDAT

SPIx RXData Register

Offset=0x000c

Bits	Name	Description	R/W	Reset
31:0	RXDAT	Receive Data.	D	v
31.0	KADAI	The depth of RXFIFO is 32bit×16 levels.	K	^

5.1.1.5 SPIx_TXDAT

SPIx TXData Register


Offset=0x0010

Bits	Name	Description	R/W	Reset
24.0	TXDAT	Transmit Data.	NA /	v
31:0	IADAI	The depth of RXFIFO is 32bit×16 levels.	W	Х


5.2 UART

ATJ227X platform contains two UART interfaces. Each UART has the following features:

- 5-8 Data Bits and LSB first in Transmit and Received
- 1-2 Stop Bits
- Even, Odd, or No Parity
- Capable of speeds up to 1.5Mbps to enable connections with Bluetooth and other peripherals
- Support IRQ and DMA mode to transmit data
- Only UART1 support RTS/CTS Automatic Hardware Flow Control to reduce interrupts to host system
- Only UARTO support IRC(infrared remote control) Inputs
 Support RC5\9012\NEC (8bit)\AIR protocol, compatible 36kHz, 38kHz, 40kHz carrier.
 Need to connect an IR receiver when use.



UART timing



RTS/CTS Autoflow control timing

UART: (baudrate*8=clock source/DIV), the clock source can be fixed as 24M or S_CLK, here S_CLK is 120MHz.


Baud Rate (bps)	Theoretical Bit Width (us)	Real Bit Width (us)	Error Rate (Theoretical)	Remark (Division Frequency)	Remark
2400	416.67	417	0.04%	0x4E2-1	24M clock source
4800	208.33	208.5	0.08%	0x271-1	24M clock source
9600	104.17	105	0.7%	0x13a-1	24M clock source
38400	26.04	26	0.15%	0x4E-1	24M clock source
57600	17.36	17.33	0.17%	0x34-1	24M clock source
115200	8.68	8.7	0.11%	0x1A-1	24M clock source
230400	4.34	4.33	0.11%	0x0D-1	24M clock source





460800	2.17	2.14	1.84%	0x10020-1	S_CLK
750000	1.33	1.33	0.0%	0x10014-1	S_CLK
921600	1.085	1.07	1.75%	0x10010-1	S_CLK
1500000	0.667	0.667	0.0%	0x2-1	24M clock source

The four IRC mode (RC5 $\9012\NEC$ (8bit) \AIR protocol), compatible 36kHz, 38kHz, 40kHz carrier timing

IRC 9012 protocol timing:







Repeat code

The fault tolerance range for the data from infrared receiving end:


	Max (ms)	Typical (ms)	Min (ms)
Leader Low	5.30	4.5	3.34
Leader High	5.30	4.5	3.34
Bit Low	0.66	0.56	0.42
Bit High	1.99	1.69	1.255


Repeat code:


	Max (ms)	Typical (ms)	Min (ms)
Leader Low	5.30	4.5	3.46
Leader High	5.30	4.5	3.46
Bit Low	0.67	0.56	0.44
Bit High	1.99	1.69	1.30

NEC 8bit protocol timing:









Repeat code

The fault tolerance range for the data from infrared receiving end:

Max (ms)	Typical (ms)	Min (ms)
ax (o)	. , p. oa. (o)	(




Leader Low	10.6	9.0	6.68
Leader High	5.30	4.5	3.34
Bit Low	0.66	0.56	0.42
Bit High	1.99	1.69	1.255

Repeat code:

	Max (ms)	Typical (ms)	Min (ms)
Leader Low	10.6	9.0	7.5
Bit High	2.65	4.5	1.88
Bit Low	0.66		0.47

RC5 protocol timing:



1 bit-time = $3 \times 256 / Fosc = 1.688 ms (Fosc = 455 kHz)$

Tm= 1 bit-time/2=0.844ms

Repetition time= 4 x 16 x 2Tm=108ms


Carrier frequency = Fosc/12


The fault tolerance range for the data from infrared receiving end:

	Max (ms)	Typical (ms)	Min (ms)
Bit Width	1.0	0.844	0.655

AIR protocol timing:


Frame:






Logic Bit

Tb = 160us \cong 6 DT; T0 = Tb = 160us; T1 = 360us;



Start Symbol

In which Ts = 500us, so the whole Start Symbol's length is Ts+2*Ts+Tb =1660us.



Repeat Interval

In the above figure, one frame information is: ADDR = b'011, T0 =b'1, KEY0=b'10101, T1=b'0, KEY1 = b'10010.

So, HKSUM = b'011 + b'110 + b'101 + b'010 + b'010 = b'000;

The Fault Tolerance Range for the Data from Infrared Receiving End

	Max (ms)	Typical (ms)	Min (ms)
Leader Low	1.18	1.0	0.836
Leader High	0.59	0.5	0.418
Bit Low	0.19	0.16	0.134
Bit High	0.426	0.36	0.302

5.2.1 Registers Description

Each UART is controlled by a register block.

Uart Registers Block Base Address

Block Name	Physical Bass Address	KSEG1 Base Adress
Uart0	0x10160000	0xB0160000
Uart1	0x10168000	0xB0168000
IRC	0x10160050	0xB0160050

Each register block contains the registers.

UART Registers Offset Address



Offset	Register Name	Description
0x0000	UARTx_CTL	UART Control Register
0x0004	UARTx_RXDAT	UART Receive FIFO Data Register
0x0008	UARTx_TXDAT	UART Transmit FIFO Data Register
0x000c	UARTx_STAT	UART Status Register

IRC Registers Offset Address

Offset	Register Name	Description
0x00	IRCCTL	Infrared remote control(IRC) interface control register
0x04	IRCSTAT	IRC status register
0x08	IRCCC	IRC customer code register
0x0C	IRCKDC	IRC key data code register

5.2.1.1 UARTO_CTL

UARTO Control Register

Offset=0x0000

Bits	Name	Description	R/W	Reset
31:21	-	Reserved	R	0
		Loop Back Enable.		
		Set this bit to enable a loop back mode that data coming on the		
20	LBEN	input will be presented on the output.	RW	0
		0: Disable		
		1: Enable		
		UARTO TX IRQ Enable.		
19	TXIE	0: Disable	RW	0
		1: Enable		
		UARTO RX IRQ Enable.		
18	RXIE	0: Disable	RW	0
		1: Enable		
		UARTO TX DRQ Enable.		
17	TXDE	0: Disable	RW	0
		1: Enable		
		UARTO RX DRQ Enable.		
16	RXDE	0: Disable	RW	0
		1: Enable		



Lart					1
be used to place the module in a low power standby state. UARTO TX/RX FIFO Select TX/RX FIFO Level is reflected in bit 15 to bit 12 of UARTO_STAT Register. O: RX FIFO 1: TX FIFO Mode Select. O0: UARTO : include TX and RX O1:IRC,infrared remote control, UARTO RX disable UARTO RX DRQ/IRQ Control O0: set when at least one byte received in IRQ mode. O1: set when 4 bytes received in IRQ/DRQ mode 10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode 10: set when TX FIFO is 1 byte leave in IRQ mode. O1: set when TX FIFO is 1 byte leave in IRQ mode. O1: set when TX FIFO is 1 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 1 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. TOLC RW O0 RW O0 RW O0 RW O0 RW O0 RW O0 TISE TIDIC RW O0 TISE TIDIC RW O0 TISE TIDIC O1: set when TX FIFO is 1 byte leave in IRQ mode. O1: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. RW O0 TOLD RW OO TOLD					
14	15	EN	When this bit is clear, the UART clock source is inhibited. This can	RW	0
TX/RX FIFO Level is reflected in bit 15 to bit 12 of UARTO_STAT Register. 0: RX FIFO 1: TX FIFO 1:			be used to place the module in a low power standby state.		
TRFS			UARTO TX/RX FIFO Select		
13:12			TX/RX FIFO Level is reflected in bit 15 to bit 12 of UARTO_STAT		
1: TX FIFO	14	TRFS	Register.	RW	0
Mode Select. O0: UARTO. include TX and RX O1:IRC,infrared remote control, UARTO RX disable			0: RX FIFO		
13:12 MS 00: UARTO, include TX and RX 01:IRC,infrared remote control, UARTO RX disable UARTO RX DRQ/IRQ Control 00: set when at least one byte received in IRQ mode. 01: set when 4 bytes received in IRQ/DRQ mode 10: set when 12 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 bytes necessary. 1TDIC 00: set when TX FIFO is 1 byte leave in IRQ mode. 00: set when TX FIFO is 1 byte leave in IRQ mode. 10: set when TX FIFO is 1 byte leave in IRQ mode. 10: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 16: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 17: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 18: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 19: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 12: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 13: set			1: TX FIFO		
01:IRC,infrared remote control, UARTO RX disable			Mode Select.		
11:10 RDIC UARTO RX DRQ/IRQ Control 00: set when at least one byte received in IRQ mode. 01: set when 4 bytes received in IRQ/DRQ mode 10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, D0 not set 00, because at lease 2 bytes necessary. UARTO TX DRQ/IRQ Control 00: set when TX FIFO is 1 byte leave in IRQ mode. 01: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 bytes necessary. R	13:12	MS	00: UARTO, include TX and RX	RW	0
11:10 RDIC O0: set when at least one byte received in IRQ mode. O1: set when 4 bytes received in IRQ/DRQ mode 10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 bytes necessary. UARTO TX DRQ/IRQ Control O0: set when TX FIFO is 1 byte leave in IRQ mode. 10: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 STOP Select. R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			01:IRC,infrared remote control, UARTO RX disable		
11:10 RDIC O1: set when 4 bytes received in IRQ/DRQ mode 10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 bytes necessary.			UARTO RX DRQ/IRQ Control		
11::10 RDIC 10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 bytes necessary. UARTO TX DRQ/IRQ Control 00: set when TX FIFO is 1 byte leave in IRQ mode. 01: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 STOP Select. In TMR PRS STOP Select. R 0 STOP Select. In IRQ/DRQ mode. R 0 RW 000			00: set when at least one byte received in IRQ mode.		
10: set when 8 bytes received in IRQ/DRQ mode 11: set when 12 bytes received in IRQ/DRQ mode In DMA mode, DO not set 00, because at lease 2 bytes necessary. UARTO TX DRQ/IRQ Control 00: set when TX FIFO is 1 byte leave in IRQ mode. 10: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0	11.10	BDIC	01: set when 4 bytes received in IRQ/DRQ mode	D\\/	00
In DMA mode, D0 not set 00, because at lease 2 bytes necessary. UARTO TX DRQ/IRQ Control 00: set when TX FIF0 is 1 byte leave in IRQ mode. 01: set when TX FIF0 is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIF0 is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIF0 is 12 bytes empty in IRQ/DRQ mode. In DMA mode, D0 not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 0 0dd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0	11.10	KDIO	10: set when 8 bytes received in IRQ/DRQ mode	I TV V	00
9:8 TDIC UARTO TX DRQ/IRQ Control 00: set when TX FIFO is 1 byte leave in IRQ mode. 01: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			11: set when 12 bytes received in IRQ/DRQ mode		
9:8 TDIC O0: set when TX FIFO is 1 byte leave in IRQ mode. O1: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R O Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R O STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			In DMA mode, DO not set 00, because at lease 2 bytes necessary.		
9:8 TDIC O1: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode. 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			UARTO TX DRQ/IRQ Control	RW	00
9:8 TDIC 10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R STOP Select. It this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			· -		
10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode. 11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode. In DMA mode, DO not set 00, because at lease 2 bytes necessary. 7 - Reserved R 0 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 3 - Reserved R 0 STOP Select. In DMA mode, DO not set 00, because at lease 2 bytes necessary. RW 000	9.8	TDIC			
In DMA mode, DO not set 00, because at lease 2 bytes necessary.	0.0	1510	, , , , , , , , , , , , , , , , , , , ,		
7 - Reserved R 0 8 Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity RW 000 9 PRS PEN STKP EPS Selected Parity RW 000 RW 000 1 0 0 0dd					
Parity Select. Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity			In DMA mode, DO not set 00, because at lease 2 bytes necessary.		
Bit 6: PEN, Parity enable Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0	7	-	Reserved	R	0
6:4 PRS Bit 5: STKP, Stick parity Bit 4: EPS, Even parity PEN STKP EPS Selected Parity O x x x None 1 0 0 Odd 1 logic 1 1 1 0 Even 1 1 1 logic 0 RW 000 3 - Reserved R 0 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			Parity Select.		
6:4 PRS Bit 4: EPS, Even parity PEN STKP EPS Selected Parity 0 x x None 1 0 0 0 0dd 1 0 0 1 logic 1 1 1 0 Even 1 1 1 1 logic 0 RW 000 3 - Reserved R 0 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			Bit 6: PEN, Parity enable		
6:4 PRS PEN STKP EPS Selected Parity 0 x x x None 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0			,		
6:4 PRS					
0 x x None 1 0 0 Odd 1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 3 - Reserved R 0 STOP Select. 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0	6.4	PRS	•	RW	000
1 0 1 logic 1 1 1 0 Even 1 1 1 logic 0 3 - Reserved R 0 STOP Select. 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0	0.4			'	
1 1 0 Even 1					
1 1 1 logic 0 Reserved R 0 STOP Select. If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0			_		
3 - Reserved R 0 STOP Select. 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0					
STOP Select. 2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0					
2 STPS If this bit is 0, 1 stop bit is generated in transmission. If this bit is 1, RW 0	3	-	Reserved	R	0
	2	STOP Select.			
2 stop bits are generated.		STPS	If this bit is 0, $\bf 1$ stop bit is generated in transmission. If this bit is $\bf 1$,	RW	0
			2 stop bits are generated.		



		Data Width Length Select.		
		00: 5 bits		
1:0	DWLS	01: 6 bits	RW	00
		10: 7 bits		
		11: 8 bits		

5.2.1.2 UARTO_RXDAT

UARTO Receive FIFO Data Register

Offset=0x0004

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7.0	RXDAT	Received Data.		
7:0	KADAI	The depth of FIFO is 8bit×16 levels.	R	Х

5.2.1.3 UARTO_TXDAT

UARTO Transmit FIFO Data Register

Offset=0x0008

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7.0	TXDAT	Received Data.	-	
7:0		The depth of FIFO is 8bit×16 levels	R	Х

5.2.1.4 UARTO_STAT

UARTO Status Register

Offset=0x000c

Bits	Name	Description	R/W	Reset
31:17	-	Reserved	R	0
		UARTO TX busy bit		
16	UTBB	0:not busy, TX FIFO is empty and all data be shift out	R	0
		1:busy		
15:11	TRFL	TX/RX FIFO Level.	R	0



			_	
		The field indicates the current RX and TX FIFO level.		
		TX FIFO empty Status		
10	TFES	0: no empty	R	1
		1: empty		
		RX FIFO full Status		
9	RFFS	0: no full	R	0
		1: full		
8:7	-	Reserved	R	0
		TX FIFO Full.		
6	TFFU	1: Full	R	0
		0: No Full		
		RX FIFO Empty.		
5	RFEM	1: Empty	R	1
		0: No Empty		
	RXST	Receive Status.		
l .		0: receive OK	RW	
4		1: receive error.		0
		Writing 1 to the bit will clear the bit.		
		TX FIFO Error.		0
	TFER	O: No Error		
3		1: Error	RW	
		Writing 1 to the bit will clear the bit and reset the TX FIFO.		
		RX FIFO Error.		
0	DVED	O: No Error	D)4/	0
2	RXER	1: Error	RW	0
		Writing 1 to the bit will clear the bit and reset the RX FIFO.		
		TX IRQ Pending Bit.		
	TID	0: No IRQ	D)A/	0
1	TIP	1: IRQ	RW	0
		Writing 1 to the bit to clear the bit.		
		RX IRQ Pending Bit.		
	חים	0: No IRQ	D\4/	
0	RIP	1: IRQ	RW	0
		Writing 1 to the bit to clear it.		
		•		

5.2.1.5 UART1_CTL

UART1 Control Register



Bits	Name	Description	R/W	Reset
31:21	-	Reserved	R	0
		Loop Back Enable.		
		Set this bit to enable a loop back mode that data coming on		
20	LBEN	the input will be presented on the output.	RW	0
		0: Disable		
		1: Enable		
		UART1 TX IRQ Enable.		
19	TXIE	0: Disable	RW	0
		1: Enable		
		UART1 RX IRQ Enable.		
18	RXIE	0: Disable	RW	0
		1: Enable		
		UART1 TX DRQ Enable.		
17	TXDE	0: Disable	RW	0
		1: Enable		
		UART1 RX DRQ Enable.		
16	RXDE	0: Disable	RW	0
		1: Enable		
		UART1 Enable.		
15	EN	When this bit is clear, the UART clock source is inhibited. This	RW	0
		can be used to place the module in a low power standby state.		
		UART1 TX/RX FIFO Select		
		TX/RX FIFO Level is reflected in bit 15 to bit 12 of UART1_STAT		
14	TRFS	Register.	RW	0
		0: RX FIFO		
		1: TX FIFO		
		RTS Enable.		
13	RTSE	When this bit is set, request to send data.	RW	0
		Note: This bit has no effect if Autoflow enable bit is set.		
		Autoflow Enable		
12	AFE	Setting this bit enables automatic hardware flow control.	RW	0
		Enabling this mode overrides software control of the signals.		
		UART1 RX DRQ/IRQ Control	_	
11.10	RDIC	00: set when at least one byte received in IRQ mode.	D\A/	00
11:10	KDIC	01: set when 4 bytes received in IRQ/DRQ mode	RW	00
		10: set when 8 bytes received in IRQ/DRQ mode		



		11: set when 12 bytes received in IRQ/DRQ mode		
		In DMA mode, DO not set 00, because at lease 2 bytes		
		•		
		necessary.		
	UART1 TX DRQ/IRQ Control			
		00: set when TX FIFO is 1 byte leave in IRQ mode.		
		01: set when TX FIFO is 4 bytes empty in IRQ/DRQ mode.	,	
9:8	TDIC	10: set when TX FIFO is 8 bytes empty in IRQ/DRQ mode.	RW	00
		11: set when TX FIFO is 12 bytes empty in IRQ/DRQ mode.		
		In DMA mode, DO not set 00, because at lease 2 bytes		
		necessary.		
7	-	Reserved	R	0
		Parity Select.		
		Bit 6: PEN, Parity enable		
		Bit 5: STKP, Stick parity		
		Bit 4: EPS, Even parity	DW	000
0.4	PRS	PEN STKP EPS Selected Parity		
6:4	PKS	O x x None	RW	
		1 0 0 Odd		
		1 0 1 logic 1		
		1 1 0 Even		
		1 1 1 logic 0		
3	-	Reserved	R	0
		STOP Select.		
2	STPS	If this bit is 0, 1 stop bit is generated in transmission. If this bit	RW	0
		is 1, 2 stop bits are generated.		
		Data Width Length Select.		
		00: 5 bits		
1:0	DWLS	01: 6 bits	RW	00
		10: 7 bits		
		11: 8 bits		

5.2.1.6 UART1_RXDAT

UART1 Receive FIFO Data Register

Bits	Name	Description	R/W	Reset
31:8		Reserved	R	0



	7.0	DVDAT	Received Data.	D	v
7:0	RXDAT	The depth of FIFO is 8bit×16levels.	K	X	

5.2.1.7 UART1_TXDAT

UART1 Transmit FIFO Data Register

Offset=0x0008

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7:0	TXDAT	Received Data.	R	v
7:0	INDAI	The depth of FIFO is 8bit×16 levels	ĸ	^

5.2.1.8 UART1_STAT

UART1 Status Register

Offset=0x000c

Bits	Name	Description	R/W	Reset
31:17	-	Reserved	R	0
		UART1 TX busy bit		
16	UTBB	0:not busy, TX FIFO is empty and all data be shift out	R	0
		1:busy		
45.44	TRFL	TX/RX FIFO Level.	_	0
15:11	IKFL	The field indicates the current RX and TX FIFO level.	R	0
		TX FIFO empty Status		
10	TFES	0: no empty	R	1
		1: empty		
		RX FIFO full Status		
9	RFFS	0: no full	R	0
		1: full		
0	RTSS	RTS Status.	_	
8	KISS	The bit reflects the status of the external RTS- pin.	R	Х
_	CTSS	CTS Status.		
7	C133	The bit reflects the status of the external CTS- pin.	R	Х
		TX FIFO Full.		
6	TFFU	1: Full	R	0
		0: No Full		



		RX FIFO Empty.		
5	RFEM	1: Empty	R	1
		0: No Empty		
		Receive Status.		
	RXST	0: receive OK	DW	0
4	КЛЭТ	1: receive error.	RW	0
		Writing 1 to the bit will clear the bit.		
		TX FIFO Error.		
3	TFER	O: No Error	DW	0
	IFER	1: Error	RW	0
		Writing 1 to the bit will clear the bit and reset the TX FIFO.		
		RX FIFO Error.		
2	RXER	0: No Error	RW	0
2	KALK	1: Error		
		Writing 1 to the bit will clear the bit and reset the RX FIFO.		
		TX IRQ Pending Bit.		
1	TIP	0: No IRQ	RW	0
1	ПГ	1: IRQ	RVV	U
		Writing 1 to the bit to clear the bit.		
		RX IRQ Pending Bit.		
	RIP	0: No IRQ	RW	0
0	RIF	1: IRQ	rtvv	U
		Writing 1 to the bit to clear it.		

5.2.1.9 IRCCTL

Infrared remote control register Offset=0x00

Bits	Name	Description	R/W	Reset
31:4	-	Reserved	R	0
		IRC enable		
3	IRE	0: disable	RW	0
		1:enable		
		IRC IRQ enable		
2	IIE	0:disable	RW	0
		1:enable		
1:0	ICMS	IRC coding mode select	RW	0



	00:9012 code	
	01:8bits NEC code	
	10:RC5 code	
	11: AIR code	

5.2.1.10 IRCSTAT

Infrared remote status register

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7	IRBB	IRC busy bit. When receiving command, this bit will be set to 1. 0:not busy 1:busy	RW	0
6	UCMP	User code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:user code match 1:user code don't match	RW	0
5	KDCM	Key data code don't match pending bit. Write 1 to this bit will clear it, or auto clear if receive the correct code the next time 0:key data code match 1:key data code don't match	RW	0
4	RCD	Repeated code detected, Write 1 to this bit will clear it, otherwise don't change 0: no repeat code 1: detect repeat code	RW	0
3	-	Reserved	R	0
2	IIP	IRC IRQ pending bit. write 1 to this bit will clear it 0:no IRQ pending 1: IRQ pending	RW	0
1	IIOF	IRC overflow bit. Write 1 to this bit will clear it. 0: no overflow 1: a new key data code is receiving while the previous one has not been read out.	RW	0
0	IREP	IRC receive error pending. 0: receive ok 1: receive error occurs if not match the protocol. Writing 1 to	RW	0



this bit will clear this bit, otherwise this bit will be unchanged.		
---	--	--

5.2.1.11 IRCCC

Infrared remote control customer code register.

Offset=0x08

Bits	Name	Description	R/W	Reset
31:16	-	Reserved	R	0
15:0	ICCC	Infrared remote control customer code In RC5 mode, Bit 4:0 is the customer code In 9012 mode, Bit 7:0 is the customer code, Bit 15:8 is the second customer code. The value is equal In 8 bit NEC mode, Bit 7:0 is the customer code, Bit 15:8 is the	RW	0
		In AIR mode, Bit2:0 is the address		

5.2.1.12 IRCKDC

Infrared remote control KEY data code register.

Offset=0x0C


Bits	Name	Description	R/W	Reset
31:16	-	Reserved	R	0
		IRC key data code		
		In RC5 mode,		
	IKDC	Bit 5:0 is the Key data		
		In 9012 and 8 bit NEC mode,		
45.0		Bit 7:0 is the Key data, Bit 15:8 is the Key anti-data		
15:0		In AIR mode,	RW	0
		Bit13 is the toggle bit,		
		Bit12:8 is the key1 data		
		Bit5 is the toggle bit,		
		Bit 4:0 is the key0 data,		



5.3 I2C Controller

- Both master and slave functions support.
- Support standard mode (100kbps) and fast-speed mode (400kpbs)
- Multi-master capability
- Hi-speed mode and 10bit address mode not support.
- Internal Pull-Up Resistor (2.7k) optional

Pull-up resistors are required on both of the I2C signal lines as the I2C drivers are open drain. Typically external 2.2k-Ohm resisters are used to pull the signals up to VCC if not select internal Pull-Up resistor.



I2C: The internal Pull-up resistor is 2.9K ohm

Parameter	Symbol	Тур	Typical	
SCL period	fscL	98.5	375	kHz
Clock low time	T _{LOW}	5.02	1.36	us
Clock high time	T _{HIGH}	5.12	1.31	us
Clock rise time	t _r	115	115	ns
Clock fall time	t _f	3.8	3.8	ns
Data setup time	t _{SU:DAT}	3.7	0.92	us
Data hold time	t _{HD:DAT}	1.4	0.44	us
Start hold time	thd:sta	9.4	2.32	us
Start setup time	tsu:sta	5.8	1.48	us
Stop setup time	tsu:sто	5.2	1.42	us

5.3.1 Registers Description

Each I2C is controlled by a register block.



I2C Register Block Base Address

Block Name Physical Base Address		KSEG1 Base Adress
I2C	0x10180000	0xB0180000

Each register block contains the registers.

I2C Registers Offset Address

Offset	Register Name	Description
0x0000	I2C_CTL	I2C Control Register
0x0004	I2C_CLKDIV I2C Clock Divide Register	
0x0008	I2C_STAT	I2C Status Register
0x000c	I2C_ADDR	I2C Address Register
0x0010	I2C_DAT	I2C Data Register

5.3.1.1 I2C_CTL

I2C Control Register

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7	EN	Enable. When enable, reset the status machine to IDLE 0: Disable 1: Enable	RW	0
6	PUEN	Internal Pull-Up resistor (2.7k) enable. 0: Disable 1: Enable	RW	0
5	IRQE	IRQ Enable. When the I2C status change, generate IRQ.I2C can detect four status: start, restart, complete a byte transfer, stop. 0: Disable 1: Enable	RW	0
4	BNB	Bypass NACK bit: 0: data could not be sent out while receive NACK after the slave address sent out. 1: data could be sent out, do not care the NACK after the slave address sent out.	RW	0
3:2	GBCC	Generating Bus Control Condition (only for master mode).	RW	0



		00: No effect		
		01: Generating START condition		
		10: Generating STOP condition		
		11: Generating Repeated START condition		
		Write the slave address to the I2C_DAT register, select start		
		or restart, and then the start or restart command follow by		
		the slave address will occur on the bus.		
		Auto release the bus when select these command.		
1	RB	Release Bus.	RW	0
	KD	Write 1 to this bit will release the bus.	TVV	U
		Generate ACK or NACK Signal.		
0	0040	When receive data	RW	0
	GRAS	0: generate the ACK signal at 9th clock of SCL	T VV	U
		1: generate the NACK signal at 9th clock of SCL		

5.3.1.2 I2C_CLKDIV

I2C Clock Divide Control Register

Offset=0x0004

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7:0	CLKDIV	Clock Divider Factor (only for master mode). I2C clock (SCL) can select standard (100kbps) mode and fast (400kbps) mode. Calculating SCL is as following: SCL=PCLK/(CLKDIV*16) Note: the register can not be set to 0 or 1 when used.	RW	0

5.3.1.3 I2C_STAT

I2C Status Register

Bits	Name	Description	R/W	Reset
31:9	-	Reserved	R	0
8	LBST	Last Byte Status Bit. 0: Indicate the last byte received or transmitted is address	RW	0



		1. Indicate the last bute received as transmitted is date		
		1: Indicate the last byte received or transmitted is data		
		Transfer complete bit		
	TOD	0: not finish transfer	D)4/	•
7	TCB	1: A byte transfer finish, include transfer the ACK or NACK	RW	0
		bit		
		Write "1" to clear this bit		
		Bus busy bit		
		0: Not busy		
6	BBB	1: Busy	R	0
		This bit will set to 1 while the start command detected, and		
		set to 0 after the stop command		
		Start detect bit, include restart.		
		The bit is clear when the I2C module is disable or when the		
5	STAD	STOP condition is detected. Writing 1 to the bit will clear it.	RW	0
		0: Start bit is not detected		
		1: Start bit is detected		
		Stop detect bit		
	STPD	The bit is clear when the I2C module is disable or when the		
4		START condition is detected. Writing 1 to the bit will clear it.	RW	0
		0: Stop bit is not detected		
		1: Stop bit is detected		
		Lose arbitration bit		
3	LAB	0: not lose	RW	0
		1: lose arbitration		
		IRQ Pending Bit.		
2	IRQP	Writing 1 to this bit will clear it.	RW	0
	IRQF	1: IRQ	LVA	U
		0: No IRQ		
		Bus error bit		
		0: No error occur		
		1: Bus error occur		
4	BEB	Write "1" to clear this bit	D\A/	0
1	BEB	The below conditions occur generate error bit:	RW	U
		Stop command sent right after start/restart command.		
		Stop ,start, or restart command sent when sending or		
		receiving data.		
		Receive ACK or NACK when transmit data or address		
0	RACK	O: NACK	RW	0
		1: ACK		



The bit will be	clear when the next byte clock arrived		
-----------------	--	--	--

5.3.1.3 I2C_ADDR

I2C Address Register

Offset=0x000C

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7:1	SDAD	Own Slave Device Address. Only use in slave mode. I2C_Addr contains the own address of the SOC when the device is use in slave mode. Content of the register is irrelevant when the I2C module is functioning as a master.	RW	0
0	-	Reserved. The LSB should be programmed with a "0".	RW	0

I2C_DAT

I2C Data Register

Bits	Name	Description	R/W	Reset
31:8	-	Reserved	R	0
7:0	DA	The register of Data or address to be transferred, or received to. I2CDAT contains the byte to be transmitted on the I2C-bus or a byte that has been received from the I2C-bus. In master mode, along with the data byte to be transmitted, it also includes the slave address. The seven MSB's are the slave I2C device address while the LSB is the Read/Write bit.	RW	0







6 Man-Machine Interface

6.1 Key Matrix

Key module in ATJ227X uses a scan matrix mechanism to identify the 4x2 key matrix. Each key has a corresponding key value in the purpose of identifying for software.


The scan timing can be programmed to control the key sensibility and repeatability for user adjustment.

The key output pad can be set as push-pull or open-drain output type.

- Support 4x2 key scan matrix
- Support programmable scan timing
- Support multi-press

6.1.1 Application Description

6.1.2 KEY Value



Key Value List:



Key	B00	B01	B02	B03	B10	B11	B12	B13
Val	0x00000							
ue	OFE	0FD	OFB	0F7	OEF	0DF	OBF	07F

6.1.3 Register Description

Key Scan Registers Block Base Address

Block Name	Physical Bass Address	KSEG1 Base Adress
KEY	0x101A0000	0xB01A0000

Key Scan Registers Offset Address

Offset	Register Name	Description
0x0000	KEY_CTL	Key Scan Control Register
0x0004	KEY_DAT	Key Scan Data Register

6.1.4.1 KEY_CTL

Key Scan Control Register

Bits	Name	Description	R/W	Default
31:18	-	Reserved	R	0
17	IRCL	Key Scan IRQ Cleared (only used when shutting down APB Clock).	R	1
16	IRP	Key Scan IRQ Pending Bit. 0: No IRQ 1: IRQ Writing 1 to the bit will clear the bit.	RW	0
15	IREN	Key Scan IRQ Enable. 0: Disable 1: Enable	RW	0
14	ОТҮР	KSOUT pin output type 0: Opendrain output. 1: push pull output	RW	0
13:10	INMKEN	Key Scan Input(KEYI[3:0]) Mask Enable. 0: Mask Key Input	RW	000



		1: Enable Key Input		
		When any pin of KEYI[3:0] is masked, it can be used as		
		GPIO, even if key scan mode is enable.		
		Key Scan output (KEYO[1:0])enable bit		
		0:Mask Key scan output		
9:8	KOUTEN	1: Enable Key scan output	RW	000
		When any pin of KEYO[1:0] is masked, it can be used as		
		GPIO, even if key scan mode is enable.		000
		Key Scan Wait Time Select.		
		KeyScan Wait Time=WTS*32ms		
		000: 0ms		
		001: 32ms		
	=	010: 64ms		000
7:5	WTS	011: 96ms	RW	
		100: 128ms		
	10	101: 160ms		
		110: 192ms		
		111: 224ms		
		Key Scan Period Select.		
		00: 20ms		
4:3	PRS	01: 40ms	RW	00
		10: 80ms		
		11: 160ms		
		Key Scan Debounce Time Select.		
		00: 10ms		
2:1	DTS	01: 20ms	RW	00
		10: 40ms		
		11: No debounce time		
		Key Scan Enable.		
0	EN	0: Disable	RW	0
		1: Enable		

6.1.4.2 KEY_DAT

Key Scan Data Register

Bits	Name	Description	R/W	Default
31:0	DAT	Key Scan Data.	R	х



6.2 Touch Panel

ATJ227X integrates an 11 bit SAR ADC for Touch panel or 2-channel ADC. When enabled, the ADC will work.

The Touch Panel's features are:

- Support 4-wire resistance touch panel
- 11 bit resolution
- X and Y direction's measurement independently
- Sample Frequency form 1/2K~32K
- Can be used as 2-channel ADC when touch panel's function is not required

6.2.1 Registers Description

Touch Panel Registers Block Base Address

Block Name	Physical Bass Address	KSEG1 Base Address
Touch Panel	0x10120000	0xB0120000

Touch Panel Registers Offset Address

Offset	Register Name	Description
0x0000	TP_CTL	Touch Panel Control Register
0x0004	TP_DAT	Touch Panel Data Register

6.2.1.1 Touch Panel Control Register(TP_CTL)

Bits	Name	Description	R/W	Reset
31:28	-	Reserved	R	0
27:24	-	Reserved for future use	RW	0
23	-	This bit may be fixed to 0 in application.	RW	0
22	REN	Right Channel ADC Enable(X1 acts as R channel input terminal, can not be set when TEN is enabled)	RW	0



	1			
21	LEN	Left Channel ADC Enable(Y1 acts as L channel input terminal, can not be set when TEN is enabled)	RW	0
		ADC Right Channel IRQ Pending Bit (not required in touch		
		panel function).		
20	DOID		D\A/	
20	RCIP	0: No IRQ	RW	0
		1: IRQ		
		Writing 1 to the bit will clear it.		
		ADC Left Channel IRQ Pending Bit (not required in touch		
		panel function).		
19	LCIP	0: No IRQ	RW	0
		1: IRQ		0 0
		Writing 1 to the bit will clear it.		
		ADC Right Channel IRQ Enable (not required in touch panel		
18	RCIE	function).	RW	0
	INOIL	0: Disable	'``	
		1: Enable		
		ADC Left Channel IRQ Enable (not required in touch panel		
17	LCIE	function).	RW	_
17	LOIE	0: Disable	KVV	١
		1: Enable		
		Touch Panel Y Data Ready Bit (not required in channel ADC		
		function).		
16	YDR	0: Not Ready	RW	0
		1: Ready		
		Writing 1 to the bit will clear it.		
		Touch Panel X Data Ready Bit (not required in channel ADC		
		function).		
15	XDR	0: Not Ready	RW	0
		1: Ready		
		Writing 1 to the bit will clear it.		
		Touch Panel Touch IRQ Pending Bit (not required in channel		
		ADC function).		
		0: No IRQ		
14	TIP	1: IRQ	RW	0
		Writing 1 to the bit will clear it. This bit also indicates a		
		touch occurred when WKE is set.		
		Touch Panel Touch IRQ Enable (not required in channel ADC		
13	TIE	function).	RW	0
-3	''-	0: Disable	11,44	
		บ. มเวนมเซ		



		1: Enable		
		Indicates the status of touch.		
12	NOTCH	0:No Touch	R	0
		1:Touch is active		
		Touch Panel Idle Enable(not required in channel ADC		
		function)		
		0: Enable		
11	IDLE	1: Disable	RW	0
		When enabled, TP goes into idle mode automatically. TP		
		will quit idle state when touched again.		
		When disabled, TP will never go into idle state.		
		X/Y direction sense control bit(not required in channel		
		ADC function)		
10	XYDS	0 X direction	RW	0
		1 Y direction		
9	-	This bit may be fixed to 1 in application.	RW	0
		Touch Panel Sense Frequency(Fs) Select.		
		000: 1/2k		
		001: 1k		
		010: 2k		
8:6	FSS	011: 4k	RW	101
		100: 8k		
		101: 16k		
		110: 21k		
		111: 32k		
		Sampling time duty		
5	STD	0 1/8	RW	1
		1 1/16		
4:2	ADCBCS	Touch Panel SAR-ADC Bias Current Select.	RW	011
		000: 1uA		
		001: 3uA		
		010: 5uA		
		011: 7uA		
		100: 9uA		
		101: 11uA		
		110: 13uA		
		111: 15uA		
1	_	Reserved	RW	0



		Touch Panel Enable.		
0	TEN	0: Disable	RW	
0	IEN	1: Enable	RVV	0
		(can not be set when LEN or REN is enabled)		

6.2.1.2 Touch Panel Data Register(TP_DAT)

Bits	Name	Description		Reset
31:21	YDAT	Touch Panel Y Data.(Signed Data)	R	x
20:16	-	Reserved	R	0
15:5	XDAT	Touch Panel X Data.(Signed Data)	R	х
4:0	-	Reserved	R	0



7 Video IN/OUT

7.1 LCD Controller

The TFT timing controller is expected to drive digital RGB/CPU IF TFT LCD modules. Its main purpose is to convert the pixel stream output from the display engine to the standard TFT LCD display panels. Its features are as follows:

- Support active (TFT) LCD panels with digital RGB/CPU I interface
- Programmable timing control for various panels
- Pixel stream I without strict timing requirements
- Resolutions up to 1024*1024
- Maximum 16777216 simultaneous display color

7.1.1 Pin Mapping

	Serial 8-bit Bus					Parallel 24-bit Bus				
Pin Name	18-bit			24-bit			8-	1 6-bi	1 8-bi	24-bi
	1st	2nd	3rd	1 st	2nd	3rd	color	t	t	t
LCD_DO				R0	G0	во			B2	В0
LCD_D1				R1	G1	B1		В3	В3	B1
LCD_D2	R2	G2	B2	R2	G2	B2		B4	B4	B2
LCD_D3	R3	G3	В3	R3	G3	В3		B5	B5	В3
LCD_D4	R4	G4	B4	R4	G4	B4		В6	В6	B4
LCD_D5	R5	G5	В5	R5	G5	В5	Bms b	В7	В7	В5
LCD_D6	R6	G6	В6	R6	G6	B6		G2	G2	В6
LCD_D7	R7	G7	B7	R7	G7	B7		G3	G3	B7
LCD_D8								G4	G4	GO
LCD_D9								G5	G5	G1
LCD_D10								G6	G6	G2
LCD_D11							Gms b	G7	G7	G3
LCD_D12									R2	G4
LCD_D13								R3	R3	G5
LCD_D14								R4	R4	G6



LCD_D15		R5	R5	G7
LCD_D16		R6	R6	R0
LCD_D17	Rms b	R7	R7	R1
LCD_D18				R2
LCD_D19				R3
LCD_D20				R4
LCD_D21				R5
LCD_D22				R6
LCD_D23				R7

RGB Interface Pin Mapping


1 trans		2 trans			3trans							
Pin Name	18 bit	1 6- bit	8bit		9bit		8bit			6bit		
	1st	1st	1st	2n d	1st	2n d	1st	2nd	3rd	1st	2nd	3rd
LCD_DO	B2		G5	В3	G5	B2	R0	G0	В0			
LCD_D1	В3	В3	G6	B4	G6	В3	R1	G1	B1			
LCD_D2	В4	B4	G7	B5	G7	B4	R2	G2	B2	R2	G2	B2
LCD_D3	В5	B5	R3	В6	R2	B5	R3	G3	В3	R3	G3	В3
LCD_D4	В6	В6	R4	В7	R3	В6	R4	G4	B4	R4	G4	B4
LCD_D5	В7	В7	R5	G2	R4	В7	R5	G5	B5	R5	G5	B5
LCD_D6	G2	G2	R6	G3	R5	G2	R6	G6	В6	R6	G6	В6
LCD_D7	G3	G3	R7	G4	R6	G3	R7	G7	B7	R7	G7	В7
LCD_D8	G4	G4			R7	G4						
LCD_D9	G5	G5										
LCD_D10	G6	G6										
LCD_D11	G7	G7										
LCD_D12	R2											
LCD_D13	R3	R3										
LCD_D14	R4	R4										
LCD_D15	R5	R5										
LCD_D16	R6	R6										
LCD_D17	R7	R7										
LCD_D18												
LCD_D19												
LCD_D20												
LCD_D21												



LCD_D22 LCD_D23

CPU Interface Pin Mapping

7.1.2 Interface Timing



Parallel RGB Timing

Serial RGB Timing:


Make a reference to the "Parallel Mode Timing". The only difference between them is: when in serial mode, the RED,GREEN and BLUE ingredients of each pixel should be transmitted in serial (for example, 1st phase R[7..0], 2nd phase G[7..0], 3rd phase B[7..0], so the DCLK frequency will be triple as it is in parallel mode.)


CPU Timing:

Control signal define

RS	R/W	Function
0	0	Sets Index Register
0	1	Read Status
1	0	Writes Instruction
1	1	Reads Instruction

Index/instruction





Framebuffer data

NOTE: the CPU data output timing still has to be embedded in active time, which means even in CPU mode after LCDC received



7.1.3 Registers Description

LCD Controller Registers Address

Name	Physical Base Address	KSEG1 Base Address
LCD Control Register	0x102a0000	0xb02a0000

7.1.3.1 LCD_Ctrl0

This register is mainly used to configure the controller to fit the specified RGB IF panel Lcd_Ctrl0

Bits	Name	Description	R/W	Default
		LCD interface select		
31	SEL	0: RGB interface	R/W	0
		1: CPU interface		
30:19	Reserved	RESERVED	-	-
		Panel RGB Interface Type Select		
		000: 24-bit parallel		
		001: 18-bit parallel		
		010: 16-bit(5-6-5 format) parallel		0
		011: 8-color mode parallel		
18-16	I/F	100: 24-bit(8-8-8 format) serial	R/W	
		101: 18-bit(6-6-6 format) serial		
		110,111: Reserved		
		Note: The unused pins of LD[230] should be in		
		stable output state to avoid EMI.		
		For RGB IF only		
		LCD color sequence configuration for odd line		
		000:RGB		
		001:RBG		
15:13	CC_ODD	010:GRB	R/W	0
15:13	CC_ODD	011:GBR	rt/ VV	U
		100:BRG		
		101:BGR		
		Other:reserved		
12:10	CC_EVEN	LCD color sequence configuration for even line	R/W	0
12:10	CC_EVEIN	000: RGB	rt/ VV	0



		001:RBG		
		010:GRB		
		011:GBR		
		100:BRG		
		101:BGR		
		Other:reserved		
		Color padding to 32 bit/pixel		
		00: Do not pad		
		01: Pad X after		
		10: Pad X before		
09:08	PAD	11: Reserved	R/W	0
		For example: if CC_ODD=0 and PAD=01, then		
		the serial output should be RGBX.		
		FOR RGB IF ONLY		
		Video Output Mode		
		00: Reserved		
07:06	VOM	01: Reserved	R/W	11
		10: Drive the panel with video from DE		
		11: Drive the panel with default color		
05:02	Reserved	Reserved	-	-
		Swap R,B in input data		
01	RB_SWAP	0: R,B NO SWAP	R/W	0
		1: R,B SWAP		
		LCDC ENABLE		
00	EN	RGB IF: When enable, LCDC start RGB IF timing	R/W	0
		CPU IF: When enable, RD signal become HI		
	I			

7.1.3.2 LCD_Size

This register is mainly used to configure the size of the LCD.

LCD_Size

Bits	Name	Description	R/W	Default
31:26	RESERVED	-		-
25:16	Y	Screen Height (in pixels) for RGB IF/ frame size width for CPU IF	R/W	0



		Panel width is Y+1		
15:10	RESERVED	-	-	-
		Screen Width (in pixels) for RGB IF/ frame size		
09:00	X	HEIGHT for CPU IF	R/W	0
		Panel height is X+1		

7.1.3.3 LCD_Status

This register reflects the status of the controller. It also contains the interrupt enable bits LCD_Status

Offset=0x08

Bits	Name	Description	R/W	Default
31	VBI	Vertical Blanking Interrupt Asserted during vertical no-display period every frame. Interrupt triggered at the beginning of blanking period	R/W	0
30	нві	Horizontal Blanking Interrupt Asserted during horizontal no-display period every scan line. Interrupt triggered at the beginning of blanking period	R/W	0
29	AVSI	Active Video Display Interrupt Asserted during active video display time for each line, Interrupt triggered at the beginning of active period for each line	R/W	0
28:20	-	Reserved	-	-
19:10	СХ	Current scan pixel's x axis location (in pixels)	R	0
9:0	CY	Current scan pixel's y axis location (in pixels)	R	0

Note:

The VBI is used for software to reconfigure and start a new DMA transfer when a frame is in its vertical blanking period. When software is interrupted by a VBI, it should reset the DMA, reconfigure and start it. Make sure that the vertical blanking period is long enough for the CPU to process the VBI interrupt routine.

7.1.3.4 LCD_RGBTiming0

This register determines dot clock and output signals' phase. It also can enable/disable the output of the panel driving signals

LCD_Timing0

Offset=0x0C

Bits	Name	Description	R/W	Default
31:8	-	Reserved	-	-
7	Vsync_INV	Vsync Output Polarity Inversion	R/W	0
6	Hsync_INV	Hsync Output Polarity Inversion	R/W	0
5	DCLK_INV	DCLK Output Polarity Inversion	R/W	0
4	LDE_INV	LDE Output Polarity Inversion	R/W	0
3:0	-	Reserved	-	-

Notes:

When we define the timing parameters, it often refers to Tpclk (short for "pixel cycle period"). In parallel output mode, Tpclk = Tdclk; in serial mode, Tpclk = Tdclk * 3.

7.1.3.5 LCD_RGBTiming1

This register specifies timing parameters of the horizontal sync signal LCD_Timing1

Offset=0x10

Bits	Name	Description	R/W	Default
31:30	-	Reserved	-	-
29:20	HSPW	Horizontal Sync Pulse Width (in pixels) Thspw = (HSPW+1) * Tpclk	R/W	0
19:10	HFP	Horizontal Front Porch (in pixels) Thfp = (HFP +1) * Tpclk	R/W	0
9:0	НВР	Horizontal Back Porch (in pixels) Thbp = (HBP +1) * Tpclk	R/W	0

7.1.3.6 LCD_RGBTiming2

This register specifies timing parameters of the vertical sync signal LCD_Timing2



Bits	Name	Description	R/W	Default
31:29	Reserved	-	-	-
28:20	VSPW	Vertical Sync Pulse Width (in lines) Tvspw = (VSPW+1) * Thsync	R/W	0
19:10	VFP	Vertical Front Porch (in lines) Tvfp = (VFP +1) * Thsync	R/W	0
9:0	VBP	Vertical Back Porch (in lines) Tvbp = (VBP +1) * Thsync	R/W	0

7.1.3.7 LCD_Color

This register specifies panel's default color LCD_Timing2

Offset=0x18

Bits	Name	Description	R/W	Default
31:24	Reserved	-	•	-
23:16	R	Panel's default color R	R/W	0
15:8	G	Panel's default color G	R/W	0
7:0	В	Panel's default color B	R/W	0

7.1.3.8 LCD_CPUCON

CPU LCD INDEX/INSTRUCTION/DATA control resigster LCD_PWM

Bits	Name	Description	R/W	Default
31:11	Reserved	Reserved	-	-
10	RS	RS signal inversed 0: RS low 1: RS high RS is low or high when in index/instruction/data period for different LCD panels.	R/W	0
09:08	WDCS	Write Data/Command Select 00: Index/Instruction command 01: Reserved	R/W	0



		10: RGB Data Transfer		
		11: Reserved		
07	Reserved	Reserved	-	-
		RGB Format Select:		
		000: 16bit(RGB 565 1transfer)		
		001: 18bit(RGB 666 1transfer)		
		010: 8bit(RGB 565 2transfer)		
06:04	FORMATS	011: 9bit(RGB 666 2transfer)	R/W	0
		100: 8bit(RGB 888 3transfer)		
		101: 6bit(RGB 666 3transfer)		
		110: Reserved		
		111: Reserved		
03:01	Reserved	Reserved	-	-
		Start a index/instruction transmission or a frame's		
00	ST	data transmission or disable the circuit	D/W	0
	اح	0: Write a 0 to disable the current transmission	R/W	ا
		1: Write a 1 to start a transmission action		

7.1.3.9 LCD_CPUCOM

CPU LCD INDEX/INSTRUCTION command resigster LCD_PWM

Offset=0x24

Bits	Name	Description	R/W	Default
31:18	Reserved	Reserved		-
17:00	COMMAND	Index/instruction command		0

7.2 HDMI Transmitter

The Whole High Definition Multimedia Interface (HDMI) Module consists of HDMI Video Interface, HDMI Audio Interface, and HDMI Transmitter Core. The HDMI Transmitter Core is a full-function, single-link transmitter with high-bandwidth digital content protection (HDCP), which transmits studio-quality video and/or audio to any HDMI/DVI/HDCP-enabled digital receivers. This module is fully compliant with the HDMI 1.1, DVI 1.0, and HDCP 1.1 specifications.

HDMI's features are:

• Compatible with HDMI 1.1, HDCP1.1 and DVI 1.0



Support most video formats from 480i to 720p, such as:

640*480p@59.94/60Hz

720*480p@59.94/60Hz

720*576p@50Hz

1280*720p@59.94/60Hz

1280*720p@50Hz

720(1440)*480i@59.94/60Hz

720(1440)*576i@50Hz

1440*480p@59.94/60Hz

1440*576p@50Hz

- Support RGB, YCbCr format
- Support IEC60958 audio format up to 24bits
- Support up to 8-channel Audio sample, supports 32/48/96/44.1/88.2kHz audio sample rate

7.3 TVOUT

The integrated video encoder has the following features:

- Analog CVBS output for SDTV
- Analog YPbPr output for SDTV/EDTV/HDTV
- Support synchronously CVBS,YPbPr and HDMI output for SDTV
- Support synchronously YPbPr and HDMI output for HDTV
- Support 480i/p,576i/p,720p,1080i for YPbPr
- Support NTSC and PAL format for CVBS output

7.4 TVIN

Support BT656&BT601 Interface

7.4.1 Registers Description

VDI Control Registers Address

Name	Physical Base Address	KSEG1 Base Address
VD/CSI Control Register	0x102b8000	0xb02b8000



VDIController Registers

Offset	Register Name	Description
0x0000	VDCSI_MSR	CSI Mode Select Register
0x0004	VDSCI_FDR	CSI FIFO Data Register
0x0008	CS_CR	CMOS Control Register
0x000C	CS_ADEL_HSP	CMOS Start and Active Data Position
0x0010	CS_ALSP0	CMOS Active Lines Start Position and Size Register, Odd
0x0018	CS_ISR	CMOS IRQ Status Register
0x001C	CS_FCR	CMOS FIFO Control Register

7.4.1.1 VDCSI_MSR

VD/CSI Mode Select Register

Offset = 0x00

Bit(s)	Name	Description	R/W	Reset
31:7	-	Reserved	R	0x0
		DMA Mode Select		
		00: Normal mode (4:2:2)		
6:5	DMS	01: YUV 4:2:0	R/W	0x0
		10: YUV 4:2:2		
		11: Reserved		
		CLKOUT Enable		
4	CKOE	0: Disable	R/W	0x0
		1: Enable		
3		Reserve		
		Video Source Select		
		00: Video BT656		
2:1	VFS	01: Video BT601	R/W	0x0
		10: CMOS Sensor		
		11: Reserve		
		Input Interface Enable		
0	IIE	0: Disable	R/W	0x0
		1: Enable		

Note:

How to set the bit6:5 (DMS) is detailed in chapter 10.4.4.5 and 10.4.4.6



The YUV4:2:2 mode is only used by sensor.

7.4.1.2 VDCSI_FDR

VD/CSI FIFO Data Register

Offset = 0x04

Bit(s)	Name	Description	R/W	Reset
31:0	FIFOD	FIFO Data	R	Χ

7.4.1.3 VDI _CR

VDI/CS Control Register

Offset = 0x08

Bit(s)	Name	Description	R/W	Reset
31:13	•	Reserved	R	0x0
		Receive 1 or 2 Field of 1 Frame from external decoder		
12	RFF	0: 2 field of 1 frame	R/W	0x0
		1: 1 field of 1 frame (discard the other field)		
		Receive the Different Lines according to the following ratio from		
		external decoder		
11:10	RDL	00: 1:1	R/W	0x0
11.10	KDL	01: 2:1 (discard the one line from two serial line)		
		10: 4:1 (discard the one line from four serial line)		
		11: Reserved		
		Receive the Different Data according to the following ratio from		
		external decoder		
		00: 1:1		
9:8	RDD	01: 2:1 (average the two serial pixels and just reserve the mean	R/W	0x0
0.0	NOD.	value)	'', ''	ONO
		10: 4:1 (average the four serial pixels and just reserve the mean		
		value)		
		11: Reserved		
7:6	-	Reserved	R	0x0
		Vsync or Field select		
5	FVS	0: Vsync	R/W	0x0
		1: Field		



4	HAS	Hsync or Field select 0: Hsync active low 1: Hsync active high	R/W	0x0
3	FVAS	Vsync/Field Active Select 0: Vsync active low or Odd field active low. 1: Vsync active high or Even field active low.	R/W	0x0
2	PAES	PCLK Active Edge Select. 0: PCLK positive edge 1: PCLK negative edge.	R/W	0x0
1:0		Reserve	R	0x0

7.4.1.4 VDI _ADEL_HSP

VDI/CMOS Start and Active Data Position

Offset = 0x0C

Bit(s)	Name	Description	R/W	Reset
31:29	-	Reserved	R	0x0
28:16	ABN	Active Byte Number in Every Line	R/W	Х
15:11	-	Reserved	R	0x0
10:0	ABSP	Active Byte Start Position in Every Line	R/W	Х

Note:

- 1. The register is active only for BT.601 format.
- 2. The ABSP (bit10:0) means the distance between the positive edge of Hsync and the beginning of active data.
- 3. In YUV 4:2:0 mode, ABN must be set as below.

	RDD=00(1:1)	RDD=01(2:1)	RDD=10(4:1)
ABN	N*64	N*128	N*256

7.4.1.5 VDI _ALSPO

VDI/CMOS Active Line Start Position and Size Register

Offset = 0x10

Bit(s)	Name	Description	R/W	Reset
31:29	-	Reserved		
28:16	ALOF	Active Lines Number of Odd Field	R/W	Х



15:11	-	Reserved		
10:0	ALSPO	Active Line Start Position in Odd field	R/W	Х

Note:

- 1. The register is active only for BT.601 format.
- 2. The ALSPO (bit10:0) takes count from the active edge of Vsync.

7.4.1.6 VDI_ALSPE

VDI Active Line Start Position and Size (Even Field) Register

Offset = 0x14

Bit(s)	Name	Description	R/W	Reset
31:29	1	Reserved	R	0x0
28:16	ALEF	Active Lines Number of Even Field	R/W	Х
15:11	-	Reserved	R	0x0
10:0	ALSPE	Active Line Start Position in Even field	R/W	Х

Note:

- 1. The register is active only for BT.601 format.
- 2. The ALSPE (bit 10:0) takes count from the active edge of Vsync.

7.4.1.7 VDI _ISR

VDI/CMOS IRQ Status Register

Offset = 0x18

Bit(s)	Name	Description	R/W	Reset
31:9	•	Reserved	R	0x0
8	FSIM	Finish-flag (every field finish) Interrupt Mask Enable. O: Mask Enable. No Interrupt will occur 1: Mask Disable	R/W	0x0
7	SVIM	Vsync Edge or SAV IRQ Interrupt Mask Enable. 0: Mask Enable. No Interrupt will occur 1: Mask Disable	R/W	0x0
6	EVIM	Hsync Edge or EAV IRQ Interrupt Mask Enable. O: Mask Enable. No Interrupt will occur 1: Mask Disable	R/W	0x0
5	FSIE	Finish-flag IRQ Enable.	R/W	0x0



		0: Disable		
		1: Enable		
		Vsync Edge or SAV IRQ Enable.		
4	SVIE	0: Disable	R/W	0x0
		1: Enable		
		Hsync Edge or EAV IRQ Enable.		
3	HEIE	0: Disable	R/W	0x0
		1: Enable		
	FSIP	Finish-flag IRQ Pending Bit.		
2		0: No IRQ	R/W	0x0
		1: IRQ		
		Writing 1 to the bit will clear it.		
	VSIP	Vsync Edge or SAV IRQ Pending Bit.		
1		0: No IRQ	R/W	0x0
_		1: IRQ	R/W	UXU
		Writing 1 to the bit will clear it.		
	HEIP	Hsync Edge or EAV IRQ pending Bit.		
0		0: No IRQ	R/W	0x0
		1: IRQ		UXU
		Writing 1 to the bit will clear it.		

7.4.1.8 VDI/CS_FCR

VDI/CMOS FIFO Control Register

Offset = 0x1C

Bit(s)	Name	Description	R/W	Reset
31:9	-	Reserved	R	0x0
		FIFO ERror Flag(if FIFO full and still test the write		
		pointer move, the bit must set to 1)		
8	FERF	0: Not error	R/W	0x0
		1: Error		
		Writing 1 to the bit will clear it.		
		FIFO Empty Flag.		
7	FEF	0: Not Empty	R	0x1
		1: Empty		
		FIFO Access Channel Select.		
6	ACS	0: Special Channel	R/W	0x0
		1: AHB Bus		



5	FIME	FIFO Full IRQ interrupt Mask Enable. 0: Mask Enable. No Interrupt will occur 1: Mask Disable.	R/W	0x0
4	FDE	FIFO Full DRQ Enable. 0: Disable 1: Enable	R/W	0x0
3	FIE	FIFO Full IRQ Enable. 0: Disable 1: Enable	R/W	0x0
2:1	FFC	FIFO Full Condition. 00: 16/32 Full 01: 20/32 Full 10: 24/32 Full 11: 28/32 Full	R/W	0x1
0	FIP	FIFO Full IRQ Pending bit. Write 1 to the bit, clear the bit. 0: No IRQ 1: IRQ	R/W	0x0


7.5 Sensor

The SENSOR interface support external CMOS sensor which can be used for video recording or photograph. Only the sensor with ISP (Image Signal Processing) is supported.

The sensor's features are

- Support CMOS Sensor which data format is YUV422 or RGB565
- With the CLKOUT for CMOS Sensor(up to 72Mhz)
- Horizontal and vertical subsample is supported
- Maximum resolution is 4096*8192 (in pixels)

Typical timing of CMOS sensor:



7.5.1 Registers Description

CSI Control Registers Address

Name	Physical Base Address	KSEG1 Base Address
VD/CSI Control Register	0x102b8000	0xb02b8000

VDI Controller Registers

Offset	Register Name	Description
0x0000	VDCSI_MSR	CSI Mode Select Register
0x0004	VDSCI_FDR	CSI FIFO Data Register
0x0008	CS_CR	CMOS Control Register
0x000C	CS_ADEL_HSP	CMOS Start and Active Data Position
0x0010	CS_ALSP0	CMOS Active Lines Start Position and Size Register, Odd
0x0018	CS_ISR	CMOS IRQ Status Register
0x001C	CS_FCR	CMOS FIFO Control Register

7.5.1.1 VDCSI_MSR

VD/CSI Mode Select Register

Offset = 0x00

Bit(s) Name Description R/\	Reset
-----------------------------	-------



31:7	-	Reserved	R	0x0
		DMA Mode Select		
		00: Normal mode (4:2:2)		
6:5	DMS	01: YUV 4:2:0	R/W	0x0
		10: YUV 4:2:2		
		11: Reserved		
		CLKOUT Enable		
4	CKOE	0: Disable	R/W	0x0
		1: Enable		
3		Reserve		
		Video Source Select		
		00: Video BT656		
2:1	VFS	01: Video BT601	R/W	0x0
		10: CMOS Sensor		
		11: Reserve		
		Input Interface Enable		
0	IIE	0: Disable	R/W	0x0
		1: Enable		

Note:

- 1. How to set the bit6:5 (DMS) is detailed in chapter 10.4.4.5 and 10.4.4.6
- 2. The YUV4:2:2 mode is only used by sensor.

7.5.1.2 VDCSI_FDR

VD/CSI FIFO Data Register

Offset = 0x04

Bit(s)	Name	Description	R/W	Reset
31:0	FIFOD	FIFO Data	R	Х

7.5.1.3 CS_CR

CS Control Register

Offset = 0x08

Bit(s)	Name	Description	R/W	Reset
31:12	-	Reserved	R	0x0
11:10	VSbuS	CMOS Sensor input vertical sub-sample ratio	R/W	0x0



		00: 1:1		
		01: 2:1		
		10: 4:1		
		11: Reserved		
		CMOS Sensor input horizontal sub-sample ratio		
		00: 1:1		
9:8	HSubS	01: 2:1	R/W	0x0
9.6	113403	10: 4:1	11, 44	0,0
		11: Reserved		
7:5		Reserved	R	0x0
1.5	-		ĸ	UXU
		Hsync Active Select		
,	HAS	0: Hsync active low, Hsync's active pulse is	D/M	0x0
4	ПАЗ	negative 1: Hsync active high, Hsync's active pulse is	R/W	UXU
		positive		
		•		
		Vsync Active Select		
3	VAS	O: Vsync active high, Vsync's active pulse is positive	R/W	0x0
3	VAS	1: Vsync active low, Vsync's active pulse is	IT/ VV	UXU
		negative		
		PCLK Active Edge Select.		
2	PAES	0: PCLK positive edge	R/W	0x0
_	IALO	1: PCLK negative edge.	11, 11	OXO
		PCLK output option:		
		0: PCLK always output		
		1: No PCLK output when Hsync is active		
		This bit is adapted to CMOS Sensor's setting.		
		Set this bit when all the conditions below are		
1	PCKO	satisfied:	R/W	0
		a. CMOS Sensor is set to "no PCLK		
		output "(refer to CMOS SENSOR datasheet)		
		b. The end columns are received from CMOS		
I			i	i l
		SENSOR.		

7.5.1.4 CS_ADEL_HSP

VDI/CMOS Start and Active Data Position



Offset = 0x0C

Bit(s)	Name	Description	R/W	Reset
31:29	1	Reserved	R	0x0
28:16	ABN	Active Byte Number in Every Line	R/W	Х
15:11	-	Reserved	R	0x0
10:0	ABSP	Active Byte Start Position in Every Line	R/W	Х

Note:

- 1. The ABSP (bit10:0) means the active byte number from the active edge of Hsync. Please reference to the charpter "CMOS Sensor Timming".
- 2. In YUV 4:2:0 mode, ABN must be set as below.

	HSubS=00(1:1)	HSubS=01(2:1)	HSubS=10(4:1)
ABN	N*64	N*128	N*256

7.5.1.5 CS_ALSPO

VDI/CMOS Active Line Start Position and Size Register

Offset = 0x10

For CMOS Sensor:

Bit(s)	Name	Description	R/W	Reset
31:29	•	Reserved	R	0x0
28:16	ALOF	Active Lines number in Every Frame	R/W	Х
15:11	•	Reserved	R	0x0
10:0	ALSPO	Active Line Start Position in Every Frame	R/W	Х

Note:

1. The ALSPO (bit10:0) means the active line number from the active edge of Vsync. Please reference to the charpter "CMOS Sensor Timming".

7.5.1.6 CS_ISR

CMOS IRQ Status Register

Offset = 0x18

Bit(s)	Name	Description	R/W	Reset
31:8	-	Reserved	R	0x0
7	VSIM	Vsync Edge IRQ Interrupt Mask Enable. 0: Mask Enable. No Interrupt will occur 1: Mask Disable	R/W	0x0



		-		
6 HEIM	HFIM	Hsync Edge IRQ Interrupt Mask Enable. O: Mask Enable. No Interrupt will occur	R/W	0x0
	IILIIVI	1: Mask Disable	11, 44	0.00
			 _	
5	-	reserved	R	0x0
		Vsync Edge IRQ Enable.		
4	VSIE	0: Disable	R/W	0x0
		1: Enable		
		Hsync Edge IRQ Enable.		
3	HEIE	0: Disable	R/W	0x0
		1: Enable		
2	-	reserved	R	0x0
		Vsync Edge IRQ Pending Bit.		
4	VCID	0: No IRQ	D AM	00
1	VSIP	1: IRQ	R/W	0x0
		Writing 1 to the bit will clear it.		
0 н		Hsync Edge IRQ pending Bit.		
	ИЕІВ	0: No IRQ	D /W	٥٧٥
U	HEIP	1: IRQ	R/W	0x0
		Writing 1 to the bit will clear it.		

7.5.1.7 CS_FCR

CMOS FIFO Control Register

Offset = 0x1C

Bit(s)	Name	Description	R/W	Reset
31:9	-	Reserved	R	0x0
8	FERF	FIFO ERror Flag(if FIFO full and still test the write pointer move, the bit must set to 1) 0: Not error 1: Error Writing 1 to the bit will clear it.	R/W	0x0
7	FEF	FIFO Empty Flag. 0: Not Empty 1: Empty	R	0x1
6	ACS	FIFO Access Channel Select. 0: Special Channel 1: AHB Bus	R/W	0x0



		FIFO Full IRQ interrupt Mask Enable.		
5 FIME		0: Mask Enable. No Interrupt will occur	R/W	0x0
		1: Mask Disable.		
		FIFO Full DRQ Enable.		
4	FDE	0: Disable	R/W	0x0
		1: Enable		
		FIFO Full IRQ Enable.		
3	FIE	0: Disable	R/W	0x0
		1: Enable		
		FIFO Full Condition.		
		00: 16/32 Full		
2:1	FFC	01: 20/32 Full	R/W	0x1
		10: 24/32 Full		
		11: 28/32 Full		
		FIFO Full IRQ Pending bit. Write 1 to the bit, clear		
0	FIP	the bit.	D/M	0x0
	FIP	0: No IRQ	R/W	UXU
		1: IRQ		



8 Audio In/Out

This unit includes 4 modules: ADC, DAC, I2S and SPDIF.

The DAC module includes a Sigma-Delta DAC and 4 mono 1bit SDM DAC, which can support stereo and 5.1 channel playback. The ADC module supports Microphone/FM input. Both DAC and ADC support 48k/44.1k series sample rate.

It is supported by the DAC on-chip 18mW audio power amplifier with 41 level volume control to drive 16ohm/32ohm earphone.

The I2S module includes Transmitter and Receiver when working in 2.0-Channel Mode, and also supports 5.1-Channel output, just as SPDIF module.

Audio In/Out has the following features:

- Build in 20 bit Sigma-Delta DAC, SNR>93dB, SNR(A-WEIGHTING)>96dB, THD<-85dB
- Build in 21 bit Sigma-Delta ADC, SNR>86dB, SNR(A-WEIGHTING)>89dB, THD<-82dB
- Build in 2*18mW earphone Power Amplify with 41 level volume control
- Support Microphone/FM or Line-in to ADC
- Support 5.1-Channel through I2S Transmitter module with Ext. 6-Channel DAC, include 3-Wire-DOUT Mode and TDM (time-division multiplexed) Mode
- Support 2.0-Channel I2S Transmitter and Receiver
- DAC/ADC/I2S Support sample rate 48K/44.1K/32K/24K/22.05K/16K/12K/11.025K/8KHz.
 I2S Transmitter supports sample rate 96k.
- Excluding receiver module, SPDIF only has the transmitter module which supports sample rates 48K/44.1K/32K.

8.1 Module Interface

8.1.1 DAC

The DAC Interface consists of the signals list which is as following:

Signal	Input/Output	Description
AOUTL/R	0	Left/Right Channel Analog Output .
VRO	0	Left/Right Channel 1.5V Voltage Reference Output .



	VRO_SENSE	1	Sense of Left/Right Channel 1.5V Voltage Reference Output .
--	-----------	---	---

8.1.2 ADC

The ADC Interface consists of the signals list which is as following:

Signal	Input/Output	Description
MICIN	I	Mono Channel Mic Input .
FMINL/R	I	Left/Right Channel FM/Linein Input .

8.1.3 I2S

The I2S Interface consists of the signals list which is as following:

Signal	Input/Output	Description
BCLK	I/O	Continue Serial Clock.
LRCLK	I/O	Left/Right Channel Clock.
MCLK	I/O	Master Clock.
DIN	1	Serial Data in.
DOUT1	0	Serial Data out.
DOUT2/3	0	Serial Data out.

8.2 Characteristics

Test condition:

VCC=3.1V, AVCC=2.9V, VDD=1.3V, AVDD=1.3V, PAVCC=3.09V, Vref=1.5V When test DAC+PA or PA, test with 16 ohm load.

8.2.1 DAC+PA

DAC+non direct driverPA:

Characteristics	Min	Typical	Max	Unit
Noise		13		uV
SNR		93		dB




SNR(A-Weighting)		96	dB
Dynamic Range (-48dB Input)		92.5	dB
Dynamic Range (A-Weighting, -48dB Input)		95.5	dB
THD+N (OdB Input)		-85.5	dB
Max Ampl (OdB Input)		562	m۷
Max Power		20	mW
Interchannel Isolation (1k,0dB Input)		-88/-78	dB
		(L mute/R mute)	ub

DAC+direct driver PA:

Characteristics	Min	Typical	Max	Unit
Noise		13		uV
SNR		93		dB
SNR(A-Weighting)		95.5		dB
Dynamic Range (-48dB Input)		92.5		dB
Dynamic Range (A-Weighting, -48dB Input)		95		dB
THD+N (OdB Input)		-89		dB
Max Ampl (OdB Input)		580		m۷
Max Power		21		mW
Interchannel Isolation (1k,0dB Input)		-61/-61		dB
		(L mute/R mute)		uБ


Frequency Response:

DAC+non direct driver PA:






DAC+ direct driver PA:



FFT:



8.2.2 PA

Non direct driver PA:

Characteristics	Min	Typical	Max	Unit
Noise		9.5		uV
SNR		96		dB




Dynamic Range	96	dB
Total Harmonic Distortion+Noise	-92	dB
Output Common Mode Voltage	1.5	Vrms
Full Scale Output Voltage@-60dB thd+n	0.644Vrms	Vrms
Output Power @16ohm	25.9	mW

Direct driver PA:


Characteristics	Min	Typical	Max	Unit
Noise		13		uV
SNR		94		dB
Dynamic Range		94		dB
Total Harmonic Distortion+Noise		-91		dB
Output Common Mode Voltage		1.5		Vrms
Full Scale Output Voltage@-60dB thd+n		0.626Vrms		Vrms
Output Power @16ohm		24.5		mW

Frequency Response:


Non direct driver PA:



Direct driver PA:




FFT: Non direct driver PA:




Direct driver PA:






THD+N curve:

Non direct driver PA:




Direct driver PA:



ADC

Characteristics	Min	Typical	Max	Unit
Dunamia Banga (40m)/m Immut)		86dB@48kSR		dB
Dynamic Range (10mVpp Input)		87dB@44kSR		
Total Harmonic Distortion+Noise		-82.5@44kSR		dB

8.3 Solution Block Diagram





9 RTC

ATJ227X has a low frequency oscillator, which can choose build-in source or external one. It also has a RTC (Real Time Clock) with the alarm IRQ. The alarm IRQ can wake up the system. For protection purpose, the chip also has the watch dog circuit.

- A power supply pin:RTCVDD
- Built-in a 32k oscillator
- Internal or external oscillator optional
- RTC with a alarm IRQ which can wake up the system
- 2Hz IRQ
- 2 Timers with IRQ
- A watch dog which can be configured IRQ or Reset optional
- An S2_timer for status2 switching to status3.

RTC has 6 individual units: 2Hz, Calendar, Alarm, WD, Timer0/1 and S2_Timer. Each module is simply operated.

9.1.1 2HZ

2Hz IRQ will generate every 0.5 second if enable 2HZ. It can be cleared by writing 1 to the bit 2HIP.

9.1.2 Calendar

When RTCE=1, RTC_DHMS and RTC_YMD count up with LOSC_CLK1. MCU can read the two registers at any time for getting the real time, but can not write the two registers. When RTCE=0, the two registers can be written to set the real time.

9.1.3 Alarm

When RTCE=ALIE=1, if RTC_DHMSALM=RTC_DHMS and RTC_YMDALM=RTC_YMD, Alarm IRQ will generate, It can be cleared by writing 1 to the bit ALIP.



9.1.4 Watch dog

Write 1 to WDEN will enable WD. when WD timer overflows, An internal reset or IRQ is generated. An internal reset is generated to force the system into reset status and then reboot. The WD timer overflows interval is set by CLKSEL.

Write 1 to CLR will clear the WD timer. The CLR will be cleared automatically after the WD timer cleared.

Write 1 to IRQP will clear the WD IRQ pending.

9.1.5 TIMER0/1

When EN=1, RTC_TO count down until equal to zero, If ZIEN=1, An IRQ will generate when RTC_TO=0. The IRQ can be cleared by writing 1 to ZIPD.

When EN=0, RTC_TO can be written, but timerO do not work.

There are 2 timers: timer0 and timer1, The two timers are the same logic.

9.1.6 S2_TIMER

The duration of sleep mode can be set by the S2_Timer. When the S2_Timer counts up to the settings, Standby Controller will enter the shut-down mode. The S2_Timer can be enabled or disabled.

9.1.7 Register Description

RTC Block Base Address

Name	Physical Base Address	KSEG1 Base Address
RTC	0x10018000	0xB0018000

RTC Block Configuration Registers List

Register Name	Offset	Description
RTC_CTL0	0x0000	RTC Control Register 0
RTC_DHMSALM	0x0004	RTC Day Hour Minute and Second Alarm Register



RTC_YMDALM	0x0008	RTC Year Month Date Alarm Register	
RTC_TIMER	0x000C	RTC Timer Register	
RTC_CTL1	0x0010	RTC Control Register 1	
RTC_DHMS	0x0014	RTC Day Hour Minute and Second Register	
RTC_YMD	0x0018	RTC Year Month Date Register	
RTC_WDCTL	0x001C	RTC Watch Dog Control register	
RTC_TOCTL	0x0020	RTC TimerO Control register	
RTC_T0	0x0024	RTC Timer0 Value	
RTC_T1CTL	0x0028	RTC Timer1 Control register	
RTC_T1	0x002C	RTC Timer1 Value	

NOTE1: After the software writes the registers RTC_DHMS and RTC_YMD, if want to read it out, it is necessary to wait at least for 1s to make sure that the read value is correct.

NOTE2: When Seting the RTC, WD, TIMERO/1, the program must disable the conresponding enable bit at first and then enable it after seting the value.

9.1.7.1 RTC_CTL0

RTC Control Register 0

Offset=0x0000

Bits	Name	Description	R/W	Reset
31:12	-	Reserved	R	0
		RTC Reset		
11	RST	1: Normal	R/W	1
		0: Reset		
		Rtc Verify Clock Enable		
10	VERI	Switch RTC clock to 32k	R/W	0
10	VERI	1: Enable	I R/ VV	U
		0: Disable		0
		RTC Leap Year bit		
9	LEAP	1: leap year	R	1
		0: not leap year		
		In test mode, select 4 test clock out to RTC test pad		
		0: 2Hz		
8:7	TEST	1: 8Hz	R/W	0 1 0
		2: 128Hz		
		3: 32KHz		
6	EOSC	Signal send to External Crystal OSC	R/W	1
5	CKSS1	LOSC_CLK1 Source Select	R/W	0



		1: External Crystal OSC		
		0: Build-in OSC		
		RTC Enable		
4	RTCE	1: Enable	R/W	1
		0: Disable		
3:0	-	Reserved	R	0

Notes:

- 1. Bit 5: CKSS1 will only be reset when RTCVDD being cut off of power supply compeletely.
- 2. The supply of LOSC_CLK1 required Calendar and Alarm modules of precision low frequency CLK, therefore please choose precise External Crystal OSC in application.

9.1.7.2 RTC_DHMSALM

Offset=0x0004

Bits	Name	Description	R/W	Reset
31:21	-	Reserved	R	0
20:16	HOUEAL	Alarm hour setting	R/W	
20.10	HOULAL	00H - 17H	R/ W	-
15:14	-	Reserved	R	0
13:8	MINAL	Alarm minute setting	D /W/	
13:8	WIINAL	00H - 3BH	R/W	-
7:6	-	Reserved	R	0
F.0	SECAL	Alarm second setting	D/W	
5:0	SECAL	00H - 3BH	R/W	-

9.1.7.3 RTC_YMDALM

Offset=0x0008

Bits	Name	Description	R/W	Reset
31:23	-	Reserved	R	0
22:16	YEARL	Alarm year setting	R/W	
22.10	ILARL	00H - 63H	R/ W	-
15:12	-	Reserved	R	0
11:8	MONAL	Alarm month setting	R/W	- 0
11.0	WONAL	01H - 0CH	R/ W	-
7:5	-	Reserved	R	0



4:0	DATEAL	Alarm day setting	R/W	-
	27112712	01H - 1FH	1., 11	

9.1.7.4 RTC_TIMER

Set the time interval when S2 switching to S3 $\,$

Offset=0x000c

Bits	Name	Description	R/W	Reset
31:7	-	Reserved	R	0
		Select which Device clk		
		Can be output through pad when debug		
		0: 4Hz		
		1: 8Hz		
6:4	DCOS	2: 128Hz	R/W	111
0.4	DCOS	3: 512Hz	R/ W	T TT
		4: 1KHz		
		5: 32KHz (for device in VDD)		
		6: 32KHz (for device in SVDD)		
		7: NO selected clk		
		LOSC_CLK2 Source Select		
3	CKSS2	1: External Crystal OSC	R/W	0
		0: Built-in OSC		
		S2 to S3 timer		
		000: 2 minutes		
		001: 5minutes		
		010: 10 minutes		
2:0	S2_TIMER	011: 15 minutes	R/W	111
		100: 30 minutes		
		101 : 60 minutes		
		11 0: 90 minutes		
		111 : 120 minutes		

Notes:

- 1. The reset of bit3: CKSS2 has nothing to do with the power supply cut-off of RTCVDD.
- 2. LOSC_CLK2 provides with the module which has no precision requirement to CLK, therefore Built-in OSC of not very precious can be selected.



9.1.7.5 RTC_CTL1

RTC Control Register 1

Offset=0x0010

Bits	Name	Description	R/W	Reset
31:4	-	Reserved	R	0
		2Hz IRQ Enable		
3	2HIE	1: Enable	R/W	0
		0: Disable		
		Alarm IRQ Enable		
2	ALIE	1: Enable	R/W	0
		0: Dsiable		
1	2HIP	2Hz IPQ pending bit, writing 1 to this bit will clear it	R/W	0
0	ALIP	Alarm IRQ Pending bit, writing 1 to this bit will clear it	R/W	0

9.1.7.6 RTC_DHMS

Offset=0x0014

Bits	Name	Description	R/W	Reset
31:27	-	Reserved	R	0
26:24	DAY	Time day setting 01H – 07H	R/W	-
23:21	-	Reserved	R	0
20:16	HOUR	Time hour setting 00H - 17H	R/W	-
15:14	ı	Reserved	R	0
13:8	MIN	Time minute setting 00H - 3BH	R/W	-
7:6	•	Reserved	R	0
5:0	SEC	Time second setting 00H – 3BH	R/W	-

9.1.7.7 RTC_YMD

Offset=0x0018 (RTCVDD)



Bits	Name	Description	R/W	Reset		
31	-	Reserved	R	0		
30:24	CENT	Time setting 00H - 63H	R/W	-		
23	•	- Reserved				
22:16	YEAR	Time year setting 00H - 63H		-		
15:12	-	Reserved		0		
11:8	MON	MON Time month setting 01H - 0CH		-		
7:5	- Reserved		R	0		
4:0	DATE	Time day setting 01H – 1FH	R/W	-		

9.1.7.8 RTC_WDCTL

RTC Watch Dog Control register Offset=0x001c

Bits	Name			Description	R/W	Reset	
3110	-	Reserve	d		R	0	
97	-	Reserve	d		R	0	
6	IRQP	Watch d	og IRQ pending b	oit,writing 1 to this bit will clear it	RW	0	
		Watchdo	Watchdog Signal (IRQ or Reset-) Select.0: Irq,1: Reset				
5	SIGS	1: Send	.: Send Reset signal when watchdog overflow.				
		0: Send	IRQ signal when	watchdog overflow.			
		Watch D	og timer enable,	when WD timer is enabled and the			
4	WDEN	WD timer overflows, an internal reset (WDRST-) is generated				0	
		to force	the system into r	eset status and then reboot.			
		Watch D	og timer Clock S	elect,			
		WDCKS	Clock Selected	Watch Dog Length			
		000	1 KHz	176 ms			
		001	512 Hz	352 ms			
31	CLKSEL	010	128 Hz	1.4 s	Rw	0	
		011	32 Hz	5.6 s			
		100	8 Hz	22.2 s			
		101	4 Hz	45 s			
		110	2 Hz	90 s			



		111	1 Hz	180 s		
0	CLR	Clear bit, write 1 to clear WD timer, cleared automatically				0

9.1.7.9 RTC_TOCTL

RTC TimerO Control register

Offset=0x0020

Bits	Name	Description	R/W	Reset
316	-	reserved		0
5	EN	Timer 0 Enable O:Disable,1:Enable		0
43	- Reserved		R	0
2	RELO Timer 0 Reload. 0:Not reload,1:Reload		RW	0
1	TO Zero IRQ Enable ZIEN When this bit is enabled, TimerO_Zero_IRQ sent out the irq signal until the pending bit was cleared.		RW	0
0	ZIPD	Timer0 IRQ Pending,		0

Note: The timer only can count down

9.1.7.10 RTC_T0

RTC TimerO value register

Offset=0x0024

Bits	Name	Description	R/W	Reset
3124	-	Reserved		0
230	TO	Read or write current Timer0 value	RW	-

9.1.7.11 RTC_T1CTL

RTC Timer1 Control register

Offset=0x0028

Bits	Name	Description	R/W	Reset
316	-	Reserved	R	0



5	En	Timer0 Enable 0: Disable,1:Enable	RW	0
43	-	reserved		0
2	RELO	RELO Timer1 Reload 0: Not reload,1:Reload		0
1	ZIEN	Timer1 Zero IRQ Enable ZIEN When this bit is enabled, Timer1_Zero_IRQ sent out the irq signal until the pending bit was cleared.		0
0	ZIPD Timer1 IRQ Pending, Writing 1 to clear this bit.		RW	0

Note: The timer only can count down.

9.1.7.12 RTC_T1

RTC Timer1 Value register

Offset=0x002c

Bits	Name	Description	R/W	Reset
3124	1	Reserved		
230	T1	Read or write current Timer1 value		0



10 USB

Actions USB2.0 OTG (AOTG) is a Dual-Role-Device (DRD) controller which complies with On-The-Go Supplement to the USB2.0 Specification V1.0a.

USB has the following features:


- Complies with On-The-Go Supplement to the USB2.0 Specification Revision 1.0a.
- UTMI+ level2 Transceiver Macrocell Interface.
- Supports Session Request Protocol (SRP) and Host Negotiation Protocol (HNP).
- Supports point-to-point communication with one low-speed, full-speed or high-speed device in Host mode (no HUB support).
- Supports full-speed or high-speed in peripheral mode.
- Supports 2 IN endpoint and 2 OUT endpoint except endpoint0.
- Supports high-speed high-bandwidth Isochronous and Interrupt transfer.
- Partially configurable endpoint buffer size, endpoint type and single, double triple or quad buffering.
- Supports suspend, resume and power managements function.
- Support remote wakeup.



11 Pin Description

11.1 ATJ2279

11.1.1 Pin assignment





11.1.2 Pin Definition

PIN NO.	PIN Name	Function Name	1/0	Description
1	HPD	HPD	I	HDMI Hot Plug Detect
2	CEC	CEC	0	HDMICEC Output
3	TNCK	TNCK	AO	HDMI Differential TMDS Clock Output
4	TPCK	ТРСК	AO	HDMI Differential TMDS Clock Output
5	HAVCC	HAVCC	PWRI	HDMI 3.1V Analog IO Power pin
6	TXON0	TXON0	AO	HDMI Channel 0 TMDS Differential Output
7	ТХОРО	TXOP0	AO	HDMI Channel 0 TMDS Differential Output
8	HAGND	HAGND	GND	HDMI Analog Ground Pin
9	TXON1	TXON1	AO	HDMI Channel 1 TMDS Differential Output
10	TXOP1	TXOP1	AO	HDMI Channel 1TMDS Differential Output
11	HDVCC	HDVCC	PWRI	HDMI 3.1V digital IO Power pin
12	TXON2	TXON2	AO	HDMI Channel 2 TMDS Differential Output
13	TXOP2	TXOP2	AO	HDMI Channel 2 TMDS Differential Output
14	HDGND	HDGND	GND	HDMI Digital Ground Pin
		LCD_HSYNC	0	Horizontal sync for RGB LCD panels.
15	LCD_HSYNC	CE	0	CE signal of CPU LCD
16	LCD_D0	LCD_D0	0	LCD Data bus, RGB or CPU
17	LCD_D1	LCD_D1	0	LCD Data bus, RGB or CPU
18	LCD_D2	LCD_D2	0	LCD Data bus, RGB or CPU
19	LCD_D3	LCD_D3	0	LCD Data bus, RGB or CPU
		LCD_D12	0	LCD Data bus, RGB or CPU
		BT_D2	I/0	BT656 data bus
20	LCD_D12	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_D13	0	bus interface
		BT_D3	I/O	BT656 data bus
21	LCD_D13	LCD_D5	0	LCD data enable./WR signal of CPU bus interface
		LCD_D14	0	LCD Data bus, RGB or CPU
		BT_D4	I/0	BT656 data bus
		GPIOA26	I/0	General purpose IO
22	LCD_D14	LCD_D6	0	LCD Data bus, RGB or CPU
23	LCD_D15	LCD_D15	0	LCD Data bus, RGB or CPU



		BT_D5	I/O	BT656 data bus
		GPIOA27	I/O	General purpose IO
		LCD_D7	0	LCD Data bus, RGB or CPU
		LCD_D16	0	LCD Data bus, RGB or CPU
		BT_D6	I/0	BT656 data bus
		UARTO_TX	0	UART transmit
24	LCD_D16	GPIOA28	10	General purpose IO
25	vcc	vcc	PWRI	3.1V power supply
26	GND	GND	GND	GND
27	VDD	VDD	PWRI	1.2V power supply
28	DDR_DQ15	DDR_DQ15	I/0	DDR Data bus
29	DDR_DQ14	DDR_DQ14	I/0	DDR Data bus
30	DDR_DQ13	DDR_DQ13	I/0	DDR Data bus
31	DDR_DQ12	DDR_DQ12	I/O	DDR Data bus
32	VSS	VSS	GND	DDR GND
33	VDDR	VDDR	PWRI	DDR VDD
34	DDR_DQ11	DDR_DQ11	I/O	DDR Data bus
35	DDR_DQ10	DDR_DQ10	I/O	DDR Data bus
36	DDR_DQ9	DDR_DQ9	I/0	DDR Data bus
37	DDR_DQ8	DDR_DQ8	I/O	DDR Data bus
38	DDR_DQS1	DDR_DQS1	I	DDR DQS Input
39	DDR_DM1	DDR_DM1	0	DDR DQM output
40	DDR_CKN	DDR_CKN	0	DDR Clock- output
41	DDR_CK	DDR_CK	0	DDR Clock output
42	DDR_CKE	DDR_CKE	0	DDR Clock enable output
43	DDR_A10	DDR_A10	0	DDR Address bus output
44	DDR_A11	DDR_A11	0	DDR Address bus output
45	DDR_A9	DDR_A9	0	DDR Address bus output
46	DDR_A8	DDR_A8	0	DDR Address bus output
47	VDDR	VDDR	PWRI	DDR VDD
48	VSS	VSS	GND	DDR GND
49	DDR_A7	DDR_A7	0	DDR Address bus output
50	DDR_A6	DDR_A6	0	DDR Address bus output
51	DDR_A5	DDR_A5	0	DDR Address bus output
52	DDR_A4	DDR_A4	0	DDR Address bus output



54 DDR_A2 DDR_A2 0 55 VDDR VDDR PWRI	DDR Address bus output DDR VDD
	DDR VDD
E0 1/00 1/00 0::-	
56 VSS VSS GND	DDR GND
57 DDR_REF DDR_REF I	DDR STTL-2 voltage eference
58 DDR_A13 DDR_A13 O	DDR Address bus output
59 DDR_WRB DDR_WRB O	DDR Write output
60 DDR_CASB DDR_CASB O	DDR CAS output
61 DDR_RASB DDR_RASB O	DDR RAS output
62 DDR_DQ0 DDR_DQ0 I/O	DDR Data bus
63 DDR_DQ1 DDR_DQ1 I/O	DDR Data bus
64 DDR_DQ2 DDR_DQ2 I/O	DDR Data bus
65 DDR_DQ3 DDR_DQ3 I/O	DDR Data bus
66 DDR_DQ4 DDR_DQ4 I/O	DDR Data bus
67 VSS VSS GND	DDR GND
68 VDDR VDDR PWRI	DDR VDD
69 DDR_DQ5 DDR_DQ5 I/O	DDR Data bus
70 DDR_DQ6 DDR_DQ6 I/O	DDR Data bus
71 DDR_DQ7 DDR_DQ7 I/O	DDR Data bus
72 DDR_DQS0 DDR_DQS0 I	DDR DQS Input
73 DDR_DQMO DDR_DQMO O	DDR DQM output
74 DDR_BA0 DDR_BA0 0	DDR BA output
75 DDR_BA1 DDR_BA1 0	DDR BA output
76 DDR_A12 DDR_A12 0	DDR Address bus output
77 DDR_A0 DDR_A0 0	DDR Address bus output
78 DDR_A1 DDR_A1 0	DDR Address bus output
I2S_BCLK 0	I2S BCLK
GPI0B23 I/0	General purpose IO
79 I2S_BCLK SPI1_SS 0	SPI SS output
I2S_D00 0	I2S Data Output0
GPI0B25 I/0	General purpose IO
80 I2S_D0 SPI1_MISO I/O	SPI MISO
81 I2S_D2 I2S_D02 0	I2S Data Output2
SPDIF 0	SPDIF TX
GPI0A7 I/O	General purpose IO



		BT_CLKOUT	О	BT656 clock output, for sensor
		12S_DI	I	I2S Data input
		Nand_CEB3	0	NAND Flash CEB3 output
		GPIOA5	1/0	General purpose IO
		UART1_RX	I	UART Receive
82	NAND_CEB3	Nor_CEB3	0	External SRAM Chip Enable
83	LCD_D19	LCD_D19	0	LCD Data bus, RGB or CPU
84	LCD_D20	LCD_D20	0	LCD Data bus, RGB or CPU
		Nand_CEB2	0	Nand Flash CEB2 output
		GPIOA4	I/0	General purpose IO
		UART1_TX	0	UART transmit
85	NAND_CEB2	Nor_CEB2	0	External SRAM Chip Enable
86	LCD_D18	LCD_D18	0	LCD Data bus, RGB or CPU
		BT_D6	I/0	BT656 data bus
		GPIOB12	I/0	General purpose IO
87	BT_D6	Nor_D14	I/0	External SRAM data bus
		SIRQ1	I	External Interrupt signal input
		GPIOA1	1/0	General purpose IO
88	SIRQ1	PWM1	0	Pulse Width Modulation signal output
		BT_D7	I/0	BT656 data bus
		GPIOB13	I/O	General purpose IO
89	BT_D7	Nor_D15	I/0	External SRAM data bus
90	GND	GND	GND	Ground
91	VDD	VDD	PWRI	1.2V power supply
92	RESET	RESET	I	System Reset, active low, Smith trigger
93	ONOFF	ONOFF	I	Standby/wake up signal from on/off key
94	REM_CON	REM_CON	Al	Romont line-in controller input to ADC
95	LPS	LPS	Al	Light photo sensor input
96	SIRQ0	SIRQ0	1	External Interrupt0
97	LOSCO	LOSCO	AO	32.768KHz Crystal Output
98	LOSCI	LOSCI	Al	32.768KHz Crystal input
			PWR	
99	SVDD	SVDD	0	Standby control circuit Power SVDD, always on
			PWR	
100	SVCC	SVCC	0	Standby control circuit Power SVCC, always on
101	VCCOUT	VCCOUT	PWR	VCC power supply, generate by on chip LDO



			0	
			PWR	
102	vcc	vcc	0	VCC power supply, generate by on chip LDO
				DC5V power; external power supply, from USB or
103	DC5V	DC5V	PWRI	adapter
				BAT Power, where the power go into or come out
104	BAT	BAT	PWRI	from battery
			PWR	Buck DC/DC, where to connected with an
105	LX_VDD	LX_VDD	0	inductance, source of VDD
106	PGND	PGND	GND	DC/DC GND
107	PGND	PGND	GND	DC/DC GND
			PWR	Buck DC/DC, where to connected with an
108	LX_VDDR	LX_VDDR	0	inductance
			PWR	
109	DDR_VP	DDR_VP	0	DDR power supply from PMU
4.4.0		KS_OUT1	0	Keyscan output
110	KS_OUT1	GPIOB31	I/0	General purpose IO
		KS_IN2	1	Keyscan input
		GPIOB28	I/O	General purpose IO
111	KS_IN2	PWM2	0	Pulse Width Modulation signal output
		KS_IN1	I	Keyscan input
112	KS_IN1	GPIOB27	I/O	General purpose IO
		KS_INO	I	Keyscan output
113	KS_INO	GPIOB26	I/O	General purpose IO
		FM_CLK	0	Output Clock signal for FM or others
114	FMCLK	BT_CLKOUT	0	BT656 clock output, for sensor
		I2S_LRCLK	0	12S LRCLK
		GPIOB24	I/O	General purpose IO
115	I2S_LRCLK	SPI1_MOSI	I/O	SPI MOSI
		I2S_MCLK	0	12S MCLK
		GPIOB22	I/O	General purpose IO
116	I2S_MCLK	SPI1_SCLK	0	SPI CLK output
		UARTO_RX	I	UART Reciever, or infrared remote control input
		GPIOA25	I/O	General purpose IO
		SPI0_SCLK	0	SPI CLK output
117	UARTO_RX	Nor_A21	0	External SRAM address bus



		UARTO_TX	0	UART transmit
		GPIOA24	I/0	General purpose IO
		SPI0_MOSI	I/O	SPI MOSI
118	UARTO_TX	Nor_A20	0	External SRAM address bus
		SD0_CLKA	0	SDIO0 clock output
		MS_CLK	0	Memory stick clock output
119	SD0_CLK	GPIOA18	I/O	General purpose IO
		SD0_CMD	0	SDIO0 Command output
		MS_BS	0	Memory stick BS output
		GPIOA19	I/0	General purpose IO
120	SD0_CMD	Nor_A22	0	External SRAM address bus
		SD1_CLKA	0	SDIO1 clock output
		GPIOB0	I/0	General purpose IO
121	SD1_CLK	MS_CLK	0	Memory stick clock output
		SD1_CMD	I/0	SDIO1 Command output
		GPIOB1	I/0	General purpose IO
122	SD1_CMD	MS_BS	0	Memory stick BS output
		SD0_D7	I/0	SDIO Data bus
		MS_D7	I/O	Memory stick Date bus
		SD1_D3	I/0	SDIO Data bus
		GPIOA15	I/O	General purpose IO
		LCD_D7	0	LCD Data bus, RGB or CPU
		Nor_A17	0	External SRAM address bus
123	SD0_D7	MS_D3	I/0	Memory Stick Data bus
		SD0_D6	I/O	SDIO Data bus
		MS_D6	I/0	Memory Stick Data bus
		SD1_D2	I/O	SDIO Data bus
		GPIOA14	I/0	General purpose IO
		LCD_D6	0	LCD Data bus, RGB or CPU
		Nor_A16	0	External SRAM address bus
124	SD0_D6	MS_D2	I/0	Memory Stick Data bus
125	SD0_D5	SD0_D5	I/0	SDIO Data bus
		MS_D5	I/0	Memory Stick Data bus
		SD1_D1	I/0	SDIO Data bus
		GPIOA13	I/0	General purpose IO



		LCD_D5	О	LCD Data bus, RGB or CPU
		Nor_A15	0	External SRAM address bus
		MS_D1	1/0	Memory Stick Data bus
		SD0_D4	1/0	SDIO Data bus
		MS_D4	I/O	Memory Stick Data bus
		SD1_D0	1/0	SDIO Data bus
		GPIOA12	1/0	General purpose IO
		LCD_D4	0	LCD Data bus, RGB or CPU
		Nor_A14	0	External SRAM address bus
		MS_D0	I/O	Memory Stick Data bus
126	SD0_D4	SD0_D0	I/O	SDIO Data bus
		LCD_D17	0	LCD Data bus, RGB or CPU
		BT_D7	I/O	BT656 data bus
		UARTO_RX	I	UART Reciever, or infrared remote control input
127	LCD_D17	GPIOA29	I/O	General purpose IO
		LCD_D11	0	LCD Data bus, RGB or CPU
		BT_D1	I/O	BT656 data bus
128	LCD_D11	LCD_D3	0	LCD Data bus, RGB or CPU
		LCD_D10	0	LCD Data bus, RGB or CPU
		BT_D0	I/O	BT656 data bus
129	LCD_D10	LCD_D2	0	LCD Data bus, RGB or CPU
		LCD_D9	0	LCD Data bus, RGB or CPU
		BT_VSYNC	I/O	BT656 Vsync
130	LCD_D9	LCD_D1	0	LCD Data bus, RGB or CPU
		LCD_D8	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
131	LCD_D8	LCD_D0	0	LCD Data bus, RGB or CPU
132	LCD_D7	LCD_D7	0	LCD Data bus, RGB or CPU
133	LCD_D6	LCD_D6	0	LCD Data bus, RGB or CPU
134	LCD_D5	LCD_D5	0	LCD Data bus, RGB or CPU
135	LCD_D4	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_DCLK	0	Dot clock for the LCD panels
136	LCD_DCLK	WR	0	WR for CPU bus interface
_		LCD_VSYNC	I/0	Vertical sync for LCD panels interface
137	LCD_VSYNC	RS	0	RS signal of CPU bus



		LCD_LDE	О	LCD data enable.
		RD	0	RD signal of CPU bus interface
138	LCD_LDE	BT_PCLK	ı	BT656 pixel clock
		BT_CLKOUT	0	BT656 clock output, for sensor
		GPIOB5	1/0	General purpose IO
139	BT_CLKOUT	Nor_A5	0	External SRAM address bus
140	VDD	VDD	PWRI	1.2V supply
141	GND	GND	GND	Ground
		BT_PCLK	ı	BT656 pixel clock
		GPIOB2	I/O	General purpose IO
		Nor_A2	0	External SRAM address bus
142	BT_PCLK	LCD_D16	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
		GPIOB3	I/O	General purpose IO
		Nor_A3	0	External SRAM address bus
143	BT_HSYNC	LCD_D15	0	LCD Data bus, RGB or CPU
		BT_VSYNC	1/0	BT656 Vsync
		GPIOB4	I/O	General purpose IO
		Nor_A4	0	External SRAM address bus
144	BT_VSYNC	LCD_D13	0	LCD Data bus, RGB or CPU
		BT_D0	1/0	BT656 data bus
		GPIOB6	1/0	General purpose IO
		Nor_D8	1/0	External SRAM data bus
		PWM0	0	Pulse Width Modulation signal output
		UART1_RX	I	UART receive
145	BT_D0	LCD_D13	0	LCD Data bus, RGB or CPU
		BT_D1	1/0	BT656 data bus
		GPIOB7	1/0	General purpose IO
		Nor_D9	I/O	External SRAM data bus
		PWM1	0	Pulse Width Modulation signal output
		UART1_TX	0	UART transmit
146	BT_D1	LCD_D13	0	LCD Data bus, RGB or CPU
147	BT_D2	BT_D2	I/O	BT656 data bus
		GPIOB8	I/O	General purpose IO
		Nor_D10	I/0	External SRAM data bus



		LCD_D3	О	LCD Data bus, RGB or CPU
		BT_D3	1/0	BT656 data bus
		GPIOB9	I/O	General purpose IO
		Nor_D11	I/O	External SRAM data bus
148	BT_D3	LCD_D2	0	LCD Data bus, RGB or CPU
		BT_D4	I/O	BT656 data bus
		GPIOB10	I/0	General purpose IO
		Nor_D12	I/0	External SRAM data bus
149	BT_D4	LCD_D1	0	LCD Data bus, RGB or CPU
		BT_D5	I/0	BT656 data bus
		GPIOB11	I/O	General purpose IO
		Nor_D13	I/0	External SRAM data bus
1 50	BT_D5	LCD_D0	0	LCD Data bus, RGB or CPU
		Nand_D0	I/0	Nand Flash data bus
		GPIOA10	I/0	General purpose IO
		Nor_D0	I/O	External SRAM data bus
		LCD_D8	0	LCD Data bus, RGB or CPU
151	NAND_D0	SIRQ1	I	External Interrupt signal input
		Nand_D1	I/0	Nand Flash data bus
		GPIOA11	I/O	General purpose IO
		Nor_D1	I/O	External SRAM data bus
		LCD_D9	0	LCD Data bus, RGB or CPU
152	NAND_D1	PWM1	0	Pulse Width Modulation signal output
		Nand_D2	I/O	Nand Flash data bus
		SPI1_SCLK	0	SPI CLK output
		Nor_D2	I/O	External SRAM data bus
153	NAND_D2	LCD_D10	0	LCD Data bus, RGB or CPU
		Nand_D3	I/0	Nand Flash data bus
		SPI1_SS	0	SPI SS output
		Nor_D3	I/O	External SRAM data bus
154	NAND_D3	LCD_D11	0	LCD Data bus, RGB or CPU
		Nand_ALE	0	Nand Flash address latch enable output
		Nor_A1	0	External SRAM address bus
		SPI0_SCLK	0	SPI CLK output
155	NAND_ALE	LCD_D17	0	LCD Data bus, RGB or CPU



		Nand_CLE	0	Nand Flash command latch enable output
		Nor_A0	0	External SRAM address bus
		SPI0_SS	0	SPI SS output
156	NAND_CLE	LCD_D16	0	LCD Data bus, RGB or CPU
		NAND_RDB	0	Nand Flash read output
		SPI0_MISO	I/O	SPI MISO
		Nor_RD	0	External SRAM read enable, active low
		LCD_VSYNC	0	Vertical sync for RGB LCD panels.
157	NAND_RDB	RS	0	RS signal of LCD CPU bus interface
158	vcc	vcc	PWRI	3.1V
159	HOSCO	HOSCO	AO	24MHz Ccrystal Output
160	HOSCI	HOSCI	Al	24MHz Crystal input
161	AVDD	AVDD	PWRI	1.2V
162	Y2	Y2	Al	Touch Panel Y2
163	Y1	Y1	Al	Touch Panel Y1
164	X2	X2	Al	Touch Panel X2
165	X1	X1	Al	Touch Panel X1
166	VREF	VREF	PWR	Reference Voltage, with capacitance
167	FMINR	FMINR	Al	FM right channel input
168	FMINL	FMINL	Al	FM left channel input
169	MICIN	MICIN	Al	Microphone input
			PWR	
170	VMIC	VMIC	0	The power suppley output for microphone
171	AVCC	AVCC	PWRI	VCC for audio circuit
172	AGND	AGND	GND	GND for audio circuit
				Connection with Cap; Just use for DAC Reference
173	VRDA	VRDA	AO	voltage
174	VRO	VRO	AO	Direct drive PA reference
175	VROS	VROS	AO	Direct drive PA sense
176	AOUTR	AOUTR	AO	Audio Analog Right channel output
177	PAGND	PAGND	GND	Power Amplify GND
178	PAVCC	PAVCC	PWRI	Power Amplify VCC output; Connection with Cap
179	AOUTL	AOUTL	AO	Audio Analog Left channel output
180	CVBS	CVBS	AO	CVBS Video output
181	Pr	Pr	AO	Pr Video output
182	Pb	Pb	AO	Pb Video output



183	Υ	Υ	AO	Y Video output
184	DGND	DGND	GND	Ground for Video DAC
				USB device controller input pins; Detect the
185	VBUS	VBUS	Al	voltage for start the state machine
186	IDPIN	IDPIN	I	USB ID
187	UGND	UGND	GND	Ground for USB
188	DM	DM	AO	USB DM
189	DP	DP	AO	USB DP
190	vcc	vcc	PWRI	3.1V supply
		Nand_D4	I/O	Nand Flash data bus
		SPI1_MOSI	I/O	SPI MOSI
		Nor_D4	I/O	External SRAM data bus
191	NAND_D4	LCD_D12	0	LCD Data bus, RGB or CPU
		Nand_D5	I/O	Nand Flash data bus
		SPI1_MISO	I/O	SPI MISO
		Nor_D5	I/O	External SRAM data bus
		GPIOA0	I/O	General purpose IO
192	NAND_D5	LCD_D13	0	LCD Data bus, RGB or CPU
		Nand_CEB1	0	Nand Flash CEB1 output, boot Flash
		SD1_CLKB	0	SDIO clk output signal
		GPIOA3	I/O	General purpose IO
193	NAND_CEB1	Nor_CEB1	0	External SRAM chip enable
		Nand_CEB0	0	Nand Flash CEBO output
		SD0_CLKB	0	SDIO clk output signal
		GPIOA2	I/O	General purpose IO
194	NAND_CEB0	Nor_CEBO/7	0	External SRAM chip enable
195	VDD	VDD	PWRI	1.2V supply
196	GND	GND	GND	Ground
		NAND_WRB	0	Nand Flash write output
		SPI0_MOSI	I/O	SPI MOSI
		Nor_WR	0	External SRAM write enable, active low
		LCD_DCLK	0	Dot clock for the LCD panels
197	NAND_WRB	WR	0	WR signal of LCD CPU bus interface
198	NAND_D6	Nand_D6	1/0	Nand Flash data bus
		GPIOA16	1/0	General purpose IO



		Nor_D6	I/O	External SRAM data bus
		LCD_D14	0	LCD Data bus, RGB or CPU
		Nand_D7	I/O	Nand Flash data bus
		GPIOA17	I/0	General purpose IO
		Nor_D7	1/0	External SRAM data bus
199	NAND_D7	LCD_D15	0	LCD Data bus, RGB or CPU
		NAND_RB0	I	Nand Flash RB0 input
		GPIOA8	I/0	General purpose IO
200	NAND_RB0	Nor_CEB4	0	External SRAM chip enable
		NAND_RB1	I	Nand Flash RB1 input
		GPIOA9	1/0	General purpose IO
201	NAND_RB1	Nor_CEB5	0	External SRAM chip enable
		KS_OUTO	0	Key scan output
202	KS_OUTO	GPIOB30	I/0	General purpose IO
		KS_IN3	I	Key scan input
		GPIOB29	I/0	General purpose IO
203	KS_IN3	PWM3	0	Pulse Width Modulation signal output
		SD0_D3	I/0	SDIO Data bus
		MS_D3	1/0	Memory Stick Data bus
		GPIOA23	I/0	General purpose IO
		LCD_D3	0	LCD Data bus, RGB or CPU
204	SD0_D3	Nor_A11	0	External SRAM address bus
		SD0_D2	1/0	SDIO Data bus
		MS_D2	I/0	Memory Stick Data bus
		GPIOA22	1/0	General purpose IO
		LCD_D2	0	LCD Data bus, RGB or CPU
205	SD0_D2	Nor_A10	0	External SRAM address bus
		SD0_D1	I/0	SDIO Data bus
		MS_D1	1/0	Memory Stick Data bus
		GPIOA21	I/0	General purpose IO
		LCD_D1	0	LCD Data bus, RGB or CPU
206	SD0_D1	Nor_A9	0	External SRAM address bus
207	SD0_D0	SD0_D0	I/O	SDIO Data bus
		MS_D0	I/O	Memory Stick Data bus
		GPIOA20	I/0	General purpose IO




		LCD_D0	0	LCD Data bus, RGB or CPU
		Nor_A8	0	External SRAM address bus
		SPI0_MOSI	I/0	SPI MOSI
		GPIOB16	I/0	General purpose IO
		UART1_CTSB		UART clear to send
		UARTO_RX	' 	UART Receiver, or infrared remote control input
208	SPIO_MOSI	Nor_A13	0	External SRAM address bus
200	31 10_111031	SPIO_MISO	1/0	SPI MISO
		GPIOB17	<u> </u>	
			1/0	General purpose IO UART receive
209	SDIO MISO	UART1_RX	1	
209	SPI0_MISO	PWM3	0	Pulse Width Modulation signal output
		SPIO_SS	1/0	SPI SS output
		GPIOB15	I/0	General purpose IO
		UART1_TX	I	UART clear to send
210	SPI0_SS	PWM2	0	Pulse Width Modulation signal output
		SPI0_SCLK	1/0	SPI clock output
		GPIOB14	I/O	General purpose IO
		UART1_RTSB	0	UART request to send
		UARTO_TX	0	UART transmit
211	SPIO_SCLK	Nor_A12	0	External SRAM address bus
212	LCD_D23	LCD_D23	0	LCD Data bus, RGB or CPU
213	LCD_D22	LCD_D22	0	LCD Data bus, RGB or CPU
214	LCD_D21	LCD_D21	0	LCD Data bus, RGB or CPU
		I2C_SDATA	I/O	I2C data
		GPIOA31	I/O	General purpose IO
		UART1_TX	0	UART transmit
		Nor_A6	0	External SRAM address bus
215	I2C_SDATA	SPI0_MISO	1/0	SPI MISO
		I2C_SCLK	0	I2C clock output
		GPIOA30	I/O	General purpose IO
		UART1_RX	1	UART receive
		Nor_A7	0	External SRAM address bus
216	I2C_SCLK	SPI0_SS	0	SPI SS output



11.2 ATJ2279B

11.2.1 Pin assignment





11.2.2 Pin Definition

PIN NO.	PIN Name	Function Name	1/0	Description
1	HPD	HPD	I	HDMI Hot Plug Detecte
2	CEC	CEC	0	HDMICEC Output
3	TNCK	TNCK	AO	HDMI Differential TMDS Clock Output
4	TPCK	TPCK	AO	HDMI Differential TMDS Clock Output
5	HAVCC	HAVCC	PWRI	HDMI 3.1V Anolog IO Power pin
6	TXON0	TXONO	AO	HDMI Channel 0 TMDS Differential Output
7	TXOP0	ТХОРО	AO	HDMI Channel 0 TMDS Differential Output
8	HAGND	HAGND	GND	HDMI Analog Ground Pin
9	TXON1	TXON1	AO	HDMI Channel 1 TMDS Differential Output
10	TXOP1	TXOP1	AO	HDMI Channel 1TMDS Differential Output
11	HDVCC	HDVCC	PWRI	HDMI 3.1V digital IO Power pin
12	TXON2	TXON2	AO	HDMI Channel 2 TMDS Differential Output
13	TXOP2	TXOP2	AO	HDMI Channel 2 TMDS Differential Output
		LCD_HSYNC	0	Horizontal sync for RGB LCD panels.
14	LCD_HSYNC	CE	0	CE signal of CPU LCD
		LCD_D12	0	LCD Data bus, RGB or CPU
		BT_D2	I/O	BT656 data bus
15	LCD_D12	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_D13	0	bus interface
		BT_D3	I/O	BT656 data bus
16	LCD_D13	LCD_D5	0	LCD data enable./WR signal of CPU bus interface
		LCD_D14	0	LCD Data bus, RGB or CPU
		BT_D4	I/O	BT656 data bus
		GPIOA26	I/O	General purpose IO
17	LCD_D14	LCD_D6	0	LCD Data bus, RGB or CPU
		LCD_D15	0	LCD Data bus, RGB or CPU
		BT_D5	I/O	BT656 data bus
		GPIOA27	I/O	General purpose IO
18	LCD_D15	LCD_D7	0	LCD Data bus, RGB or CPU
19	LCD_D16	LCD_D16	0	LCD Data bus, RGB or CPU
		BT_D6	I/O	BT656 data bus



		UARTO_TX	0	UART transive
		GPIOA28	10	General purpose IO
20	VDD	VDD	PWRI	1.2V power supply
21	DDR_DQ15	DDR_DQ15	I/O	DDR Data bus
22	DDR_DQ14	DDR_DQ14	I/O	DDR Data bus
23	DDR_DQ13	DDR_DQ13	I/O	DDR Data bus
24	DDR_DQ12	DDR_DQ12	I/O	DDR Data bus
25	VDDR	VDDR	PWRI	DDR VDD
26	DDR_DQ11	DDR_DQ11	I/O	DDR Data bus
27	DDR_DQ10	DDR_DQ10	I/O	DDR Data bus
28	DDR_DQ9	DDR_DQ9	I/O	DDR Data bus
29	DDR_DQ8	DDR_DQ8	I/O	DDR Data bus
30	DDR_DQS1	DDR_DQS1	I	DDR DQS Input
31	DDR_DM1	DDR_DM1	0	DDR DQM output
32	DDR_CKN	DDR_CKN	0	DDR Clock- output
33	DDR_CK	DDR_CK	0	DDR Clock output
34	DDR_CKE	DDR_CKE	0	DDR Clock enable output
35	DDR_A10	DDR_A10	0	DDR Address bus output
36	DDR_A11	DDR_A11	0	DDR Address bus output
37	DDR_A9	DDR_A9	0	DDR Address bus output
38	DDR_A8	DDR_A8	0	DDR Address bus output
39	VDDR	VDDR	PWRI	DDR VDD
40	DDR_A7	DDR_A7	0	DDR Address bus output
41	DDR_A6	DDR_A6	0	DDR Address bus output
42	DDR_A5	DDR_A5	0	DDR Address bus output
43	DDR_A4	DDR_A4	0	DDR Address bus output
44	DDR_A3	DDR_A3	0	DDR Address bus output
45	DDR_A2	DDR_A2	0	DDR Address bus output
46	DDR_REF	DDR_REF	ı	DDR STTL-2 voltage eference
47	DDR_A13	DDR_A13	0	DDR Address bus output
48	DDR_WRB	DDR_WRB	0	DDR Write output
49	DDR_CASB	DDR_CASB	0	DDR CAS output
50	DDR_RASB	DDR_RASB	0	DDR RAS output
51	DDR_DQ0	DDR_DQ0	I/O	DDR Data bus
52	DDR_DQ1	DDR_DQ1	I/O	DDR Data bus



53	DDR_DQ2	DDR_DQ2	I/O	DDR Data bus
54	DDR_DQ3	DDR_DQ3	I/O	DDR Data bus
55	DDR_DQ4	DDR_DQ4	I/O	DDR Data bus
56	VDDR	VDDR	PWRI	DDR VDD
57	DDR_DQ5	DDR_DQ5	I/O	DDR Data bus
58	DDR_DQ6	DDR_DQ6	I/O	DDR Data bus
59	DDR_DQ7	DDR_DQ7	1/0	DDR Data bus
60	DDR_DQS0	DDR_DQS0	ı	DDR DQS Input
61	DDR_DQM0	DDR_DQM0	0	DDR DQM output
62	DDR_BA0	DDR_BA0	0	DDR BA output
63	DDR_BA1	DDR_BA1	0	DDR BA output
64	DDR_A12	DDR_A12	0	DDR Address bus output
65	DDR_A0	DDR_A0	0	DDR Address bus output
66	DDR_A1	DDR_A1	0	DDR Address bus output
		Nand_CEB3	0	NAND Flash CEB3 output
		GPIOA5	I/O	General purpose IO
		UART1_RX	I	UART Receive
67	NAND_CEB3	Nor_CEB3	0	External SRAM Chip Enable
		Nand_CEB2	0	Nand Flash CEB2 output
		GPIOA4	I/O	General purpose IO
		UART1_TX	0	UART transmit
68	NAND_CEB2	Nor_CEB2	0	External SRAM Chip Enable
		BT_D6	I/O	BT656 data bus
		GPIOB12	I/O	General purpose IO
69	BT_D6	Nor_D14	I/O	External SRAM data bus
		SIRQ1	I	External Interrupt signal input
		GPIOA1	I/O	General purpose IO
70	SIRQ1	PWM1	0	Pulse Width Modulation signal output
		BT_D7	I/O	BT656 data bus
		GPIOB13	I/O	General purpose IO
71	BT_D7	Nor_D15	I/O	External SRAM data bus
72	VDD	VDD	PWRI	1.2V power supply
73	RESET	RESET	I	System Reset, active low, Smith trigger
74	ONOFF	ONOFF	I	Standby/wake up signal from on/off key
75	REM_CON	REM_CON	Al	Romont line-in controller input to ADC



76	SIRQ0	SIRQ0	I	External InterruptO
77	LOSCO	LOSCO	AO	32.768KHz Crystal Output
78	LOSCI	LOSCI	Al	32.768KHz Crystal input
79	SVDD	SVDD	PWRO	Standby control circuit Power SVDD, always on
80	SVCC	svcc	PWRO	Standby control circuit Power SVCC, always on
81	VCCOUT	VCCOUT	PWRO	VCC power supply, generate by on chip LDO
82	VCC	vcc	PWRO	VCC power supply, generate by on chip LDO
83	DC5V	DC5V	PWRI	DC5V power; external power supply, from USB or adapter
84	BAT	BAT	PWRI	BAT Power, where the power go into or come out from battery
				Buck DC/DC, where to connected with an inductance,
85	LX_VDD	LX_VDD	PWRO	source of VDD
86	PGND	PGND	GND	DC/DC GND
87	PGND	PGND	GND	DC/DC GND
88	LX_VDDR	LX_VDDR	PWRO	Buck DC/DC, where to connected with an inductance
89	DDR_VP	DDR_VP	PWRO	DDR power supply from PMU
		KS_OUT1	0	Keyscan output
90	KS_OUT1	GPIOB31	I/O	General purpose IO
		KS_IN2	I	Keyscan input
		GPIOB28	I/O	General purpose IO
91	KS_IN2	PWM2	0	Pulse Width Modulation signal output
		KS_IN1	I	Keyscan input
92	KS_IN1	GPIOB27	I/O	General purpose IO
		KS_INO	I	Keyscan output
93	KS_INO	GPIOB26	I/O	General purpose IO
		FM_CLK	0	Output Clock signal for FM or others
94	FMCLK	BT_CLKOUT	0	BT656 clock output, for sensor
		UARTO_RX	I	UART Reciever, or infrared remote control input
		GPIOA25	I/O	General purpose IO
		SPI0_SCLK	0	SPI CLK output
95	UARTO_RX	Nor_A21	0	External SRAM address bus
		SD1_CLKA	0	SDIO1 clock output
		GPIOB0	I/O	General purpose IO
96	SD1_CLK	MS_CLK	0	Memory stick clock output
97	SD1_CMD	SD1_CMD	I/O	SDIO1 Command output
	i.	i .		•



		GPIOB1	I/O	General purpose IO
		MS_BS	0	Memory stick BS output
		SD0_D7	I/O	SDIO Data bus
		MS_D7	I/O	Memory stick Date bus
		SD1_D3	I/O	SDIO Data bus
		GPIOA15	I/O	General purpose IO
		LCD_D7	0	LCD Data bus, RGB or CPU
		Nor_A17	0	External SRAM address bus
98	SD0_D7	MS_D3	I/O	Memory Stick Data bus
		SD0_D6	I/O	SDIO Data bus
		MS_D6	I/O	Memory Stick Data bus
		SD1_D2	I/O	SDIO Data bus
		GPIOA14	I/O	General purpose IO
		LCD_D6	0	LCD Data bus, RGB or CPU
		Nor_A16	0	External SRAM address bus
99	SD0_D6	MS_D2	I/O	Memory Stick Data bus
		SD0_D5	I/O	SDIO Data bus
		MS_D5	I/O	Memory Stick Data bus
		SD1_D1	I/O	SDIO Data bus
		GPIOA13	I/O	General purpose IO
		LCD_D5	0	LCD Data bus, RGB or CPU
		Nor_A15	0	External SRAM address bus
100	SD0_D5	MS_D1	I/O	Memory Stick Data bus
		SD0_D4	I/O	SDIO Data bus
		MS_D4	I/O	Memory Stick Data bus
		SD1_D0	I/O	SDIO Data bus
		GPIOA12	I/O	General purpose IO
		LCD_D4	0	LCD Data bus, RGB or CPU
		Nor_A14	0	External SRAM address bus
		MS_D0	I/0	Memory Stick Data bus
101	SD0_D4	SD0_D0	I/O	SDIO Data bus
		LCD_D17	0	LCD Data bus, RGB or CPU
		BT_D7	I/O	BT656 data bus
		UARTO_RX	I	UART Reciever, or infrared remote control input
102	LCD_D17	GPIOA29	I/O	General purpose IO



		LCD_D11	0	LCD Data bus, RGB or CPU
		BT_D1	I/O	BT656 data bus
103	LCD_D11	LCD_D3	0	LCD Data bus, RGB or CPU
		LCD_D10	0	LCD Data bus, RGB or CPU
		BT_D0	I/O	BT656 data bus
104	LCD_D10	LCD_D2	0	LCD Data bus, RGB or CPU
		LCD_D9	0	LCD Data bus, RGB or CPU
		BT_VSYNC	I/O	BT656 Vsync
105	LCD_D9	LCD_D1	0	LCD Data bus, RGB or CPU
		LCD_D8	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
106	LCD_D8	LCD_D0	0	LCD Data bus, RGB or CPU
107	LCD_D7	LCD_D7	0	LCD Data bus, RGB or CPU
108	LCD_D6	LCD_D6	0	LCD Data bus, RGB or CPU
109	LCD_D5	LCD_D5	0	LCD Data bus, RGB or CPU
110	LCD_D4	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_DCLK	0	Dot clock for the LCD panels
111	LCD_DCLK	WR	0	WR for CPU bus interface
		LCD_VSYNC	I/O	Vertical sync for LCD panels interface
112	LCD_VSYNC	RS	0	RS signal of CPU bus
		LCD_LDE	0	LCD data enable.
		RD	0	RD signal of CPU bus interface
113	LCD_LDE	BT_PCLK	I	BT656 pixel clock
114	VDD	VDD	PWRI	1.2V supply
		BT_PCLK	I	BT656 pixel clock
		GPIOB2	I/O	General purpose IO
		Nor_A2	0	External SRAM address bus
115	BT_PCLK	LCD_D16	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
		GPIOB3	I/O	General purpose IO
		Nor_A3	0	External SRAM address bus
116	BT_HSYNC	LCD_D15	0	LCD Data bus, RGB or CPU
117	BT_VSYNC	BT_VSYNC	I/O	BT656 Vsync
		GPIOB4	I/O	General purpose IO
	_	Nor_A4	0	External SRAM address bus



		LCD_D13	0	LCD Data bus, RGB or CPU
		BT_D0	I/O	BT656 data bus
		GPIOB6	I/O	General purpose IO
		Nor_D8	I/O	External SRAM data bus
		PWM0	0	Pulse Width Modulation signal output
		UART1_RX	I	UART receive
118	BT_D0	LCD_D13	0	LCD Data bus, RGB or CPU
		BT_D1	I/O	BT656 data bus
		GPIOB7	I/O	General purpose IO
		Nor_D9	I/O	External SRAM data bus
		PWM1	0	Pulse Width Modulation signal output
		UART1_TX	0	UART transmit
119	BT_D1	LCD_D13	0	LCD Data bus, RGB or CPU
		BT_D2	I/O	BT656 data bus
		GPIOB8	I/O	General purpose IO
		Nor_D10	I/O	External SRAM data bus
120	BT_D2	LCD_D3	0	LCD Data bus, RGB or CPU
		BT_D3	I/O	BT656 data bus
		GPIOB9	I/O	General purpose IO
		Nor_D11	I/O	External SRAM data bus
121	BT_D3	LCD_D2	0	LCD Data bus, RGB or CPU
		BT_D4	I/O	BT656 data bus
		GPIOB10	I/O	General purpose IO
		Nor_D12	I/O	External SRAM data bus
122	BT_D4	LCD_D1	0	LCD Data bus, RGB or CPU
		BT_D5	I/O	BT656 data bus
		GPIOB11	I/O	General purpose IO
		Nor_D13	I/O	External SRAM data bus
123	BT_D5	LCD_D0	0	LCD Data bus, RGB or CPU
		Nand_D0	I/O	Nand Flash data bus
		GPIOA10	I/O	General purpose IO
		Nor_D0	I/O	External SRAM data bus
		LCD_D8	0	LCD Data bus, RGB or CPU
124	NAND_D0	SIRQ1	I	External Interrupt signal input
125	NAND_D1	Nand_D1	I/O	Nand Flash data bus



		GPIOA11	I/O	General purpose IO
		Nor_D1	I/O	External SRAM data bus
		LCD_D9	0	LCD Data bus, RGB or CPU
		PWM1	0	Pulse Width Modulation signal output
		Nand_D2	I/O	Nand Flash data bus
		SPI1_SCLK	0	SPI CLK output
		Nor_D2	I/O	External SRAM data bus
126	NAND_D2	LCD_D10	0	LCD Data bus, RGB or CPU
		Nand_D3	I/O	Nand Flash data bus
		SPI1_SS	0	SPI SS output
		Nor_D3	I/O	External SRAM data bus
127	NAND_D3	LCD_D11	0	LCD Data bus, RGB or CPU
		Nand_ALE	0	Nand Flash address latch enable output
		Nor_A1	0	External SRAM address bus
		SPI0_SCLK	0	SPI CLK output
128	NAND_ALE	LCD_D17	0	LCD Data bus, RGB or CPU
		Nand_CLE	0	Nand Flash command latch enable output
		Nor_A0	0	External SRAM address bus
		SPI0_SS	0	SPI SS output
129	NAND_CLE	LCD_D16	0	LCD Data bus, RGB or CPU
		NAND_RDB	0	Nand Flash read output
		SPI0_MISO	I/O	SPI MISO
		Nor_RD	0	External SRAM read enable, active low
		LCD_VSYNC	0	Vertical sync for RGB LCD panels.
130	NAND_RDB	RS	0	RS signal of LCD CPU bus interface
131	HOSCO	HOSCO	AO	24MHz Ccrystal Output
132	HOSCI	HOSCI	Al	24MHz Crystal input
133	AVDD	AVDD	PWRI	1.2 V
134	Y2	Y2	Al	Touch Panel Y2
135	Y1	Y1	Al	Touch Panel Y1
136	X2	X2	Al	Touch Panel X2
137	X1	X1	Al	Touch Panel X1
138	VREF	VREF	PWR	Reference Voltage, with capacitance
139	FMINR	FMINR	Al	FM right channel input
140	FMINL	FMINL	Al	FM left channel input



141	MICIN	MICIN	Al	Microphone input
142	AVCC	AVCC	PWRI	VCC for audio circuit
143	AGND	AGND	GND	GND for audio circuit
				Connection with Cap; Just use for DAC Reference
144	VRDA	VRDA	AO	voltage
145	VRO	VRO	AO	Direct drive PA reference
146	VROS	VROS	AO	Direct drive PA sense
147	AOUTR	AOUTR	AO	Audio Analog Right channel output
148	PAGND	PAGND	GND	Power Amplify GND
149	PAVCC	PAVCC	PWRI	Power Amplify VCC output; Connection with Cap
150	AOUTL	AOUTL	AO	Audio Analog Left channel output
151	Pr	Pr	AO	Pr Video output
152	Pb	Pb	AO	Pb Video output
153	Υ	Y	AO	Y Video output
				USB device controller input pins; Detect the voltage
154	VBUS	VBUS	Al	for start the state machine
155	DM	DM	AO	USB DM
156	DP	DP	AO	USB DP
157	vcc	vcc	PWRI	3.1V supply
		Nand_D4	I/O	Nand Flash data bus
		SPI1_MOSI	I/O	SPI MOSI
		Nor_D4	I/O	External SRAM data bus
158	NAND_D4	LCD_D12	0	LCD Data bus, RGB or CPU
		Nand_D5	I/O	Nand Flash data bus
		SPI1_MISO	I/O	SPI MISO
		Nor_D5	I/O	External SRAM data bus
		GPIOA0	I/O	General purpose IO
159	NAND_D5	LCD_D13	0	LCD Data bus, RGB or CPU
		Nand_CEB1	0	Nand Flash CEB1 output, boot Flash
		SD1_CLKB	0	SDIO clk output signal
		GPIOA3	I/O	General purpose IO
160	NAND_CEB1	Nor_CEB1	0	External SRAM chip enable
		Nand_CEB0	0	Nand Flash CEBO output
		SD0_CLKB	0	SDIO clk output signal
		GPIOA2	I/O	General purpose IO
161	NAND_CEBO	Nor_CEB0/7	0	External SRAM chip enable
				· · · · · · · · · · · · · · · · · · ·



		NAND_WRB	o	Nand Flash write output
		SPI0_MOSI	I/O	SPI MOSI
		Nor_WR	0	External SRAM write enable, active low
		LCD_DCLK	0	Dot clock for the LCD panels
162	NAND_WRB	WR	0	WR signal of LCD CPU bus interface
		Nand_D6	I/O	Nand Flash data bus
		GPIOA16	I/O	General purpose IO
		Nor_D6	I/O	External SRAM data bus
163	NAND_D6	LCD_D14	0	LCD Data bus, RGB or CPU
		Nand_D7	I/O	Nand Flash data bus
		GPIOA17	I/O	General purpose IO
		Nor_D7	I/O	External SRAM data bus
164	NAND_D7	LCD_D15	0	LCD Data bus, RGB or CPU
		NAND_RB0	ı	Nand Flash RB0 input
		GPIOA8	I/O	General purpose IO
165	NAND_RB0	Nor_CEB4	0	External SRAM chip enable
		KS_OUTO	0	Keyscan output
166	KS_OUTO	GPIOB30	I/O	General purpose IO
		KS_IN3	I	Keyscan input
		GPIOB29	I/O	General purpose IO
167	KS_IN3	PWM3	0	Pulse Width Modulation signal output
		SD0_D3	I/O	SDIO Data bus
		MS_D3	I/O	Memory Stick Data bus
		GPIOA23	I/O	General purpose IO
		LCD_D3	0	LCD Data bus, RGB or CPU
168	LCD_D3	Nor_A11	0	External SRAM address bus
		SD0_D2	I/O	SDIO Data bus
		MS_D2	I/O	Memory Stick Data bus
		GPIOA22	I/O	General purpose IO
		LCD_D2	0	LCD Data bus, RGB or CPU
169	LCD_D2	Nor_A10	0	External SRAM address bus
170	LCD_D1	SD0_D1	I/O	SDIO Data bus
		MS_D1	I/O	Memory Stick Data bus
		GPIOA21	I/O	General purpose IO
		LCD_D1	0	LCD Data bus, RGB or CPU




		Nor_A9	0	External SRAM address bus
		SD0_D0	I/O	SDIO Data bus
		MS_D0	I/O	Memory Stick Data bus
		GPIOA20	I/O	General purpose IO
		LCD_D0	0	LCD Data bus, RGB or CPU
171	LCD_D0	Nor_A8	0	External SRAM address bus
		SPI0_MOSI	I/O	SPI MOSI
		GPIOB16	I/O	General purpose IO
		UART1_CTSB	I	UART clear to send
		UARTO_RX	ı	UART Reciever, or infrared remote control input
172	SPI0_MOSI	Nor_A13	0	External SRAM address bus
		SPIO_MISO	I/O	SPI MISO
		GPIOB17	I/O	General purpose IO
		UART1_RX	1	UART receive
173	SPI0_MISO	PWM3	0	Pulse Width Modulation signal output
		SPIO_SCLK	I/O	SPI clock output
		GPIOB14	I/O	General purpose IO
		UART1_RTSB	0	UART request to send
		UARTO_TX	0	UART transmite
174	SPIO_SCLK	Nor_A12	0	External SRAM address bus
		I2C_SDATA	I/O	I2C data
		GPIOA31	I/O	General purpose IO
		UART1_TX	0	UART transmite
		Nor_A6	0	External SRAM address bus
175	I2C_SDATA	SPIO_MISO	I/O	SPI MISO
		I2C_SCLK	0	I2C clock output
		GPIOA30	I/0	General purpose IO
		UART1_RX	I	UART receive
		Nor_A7	0	External SRAM address bus
176	I2C_SCLK	SPI0_SS	0	SPI SS output
177	GND	GND	GND	Ground



11.3 ATJ2275B

11.3.1 Pin assignment





11.3.2 Pin Definition

PIN NO.	PIN Name	Function Name	I/O	Description
1	HPD	HPD	I	HDMI Hot Plug Detecte
2	CEC	CEC	0	HDMICEC Output
3	TNCK	TNCK	AO	HDMI Differential TMDS Clock Output
4	TPCK	TPCK	AO	HDMI Differential TMDS Clock Output
5	HAVCC	HAVCC	PWRI	HDMI 3.1V Anolog IO Power pin
6	TXON0	TXON0	AO	HDMI Channel 0 TMDS Differential Output
7	TXOP0	TXOP0	AO	HDMI Channel 0 TMDS Differential Output
8	HAGND	HAGND	GND	HDMI Analog Ground Pin
9	TXON1	TXON1	AO	HDMI Channel 1 TMDS Differential Output
10	TXOP1	TXOP1	AO	HDMI Channel 1TMDS Differential Output
11	HDVCC	HDVCC	PWRI	HDMI 3.1V digital IO Power pin
12	TXON2	TXON2	AO	HDMI Channel 2 TMDS Differential Output
13	TXOP2	TXOP2	AO	HDMI Channel 2 TMDS Differential Output
		LCD_HSYNC	0	Horizontal sync for RGB LCD panels.
14	LCD_HSYNC	CE	0	CE signal of CPU LCD
		LCD_D12	0	LCD Data bus, RGB or CPU
		BT_D2	I/O	BT656 data bus
15	LCD_D12	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_D13	0	bus interface
		BT_D3	I/O	BT656 data bus
16	LCD_D13	LCD_D5	0	LCD data enable./WR signal of CPU bus interface
		LCD_D14	0	LCD Data bus, RGB or CPU
		BT_D4	I/O	BT656 data bus
		GPIOA26	I/O	General purpose IO
17	LCD_D14	LCD_D6	0	LCD Data bus, RGB or CPU
		LCD_D15	0	LCD Data bus, RGB or CPU
		BT_D5	I/O	BT656 data bus
		GPIOA27	I/O	General purpose IO
18	LCD_D15	LCD_D7	0	LCD Data bus, RGB or CPU
19	LCD_D16	LCD_D16	0	LCD Data bus, RGB or CPU
		BT_D6	I/O	BT656 data bus



GPIOA28 IO General purpose IO			UARTO_TX	О	UART transive
21 DDR_DQ15 DDR_DQ15 I/O DDR Data bus 22 DDR_DQ14 DDR_DQ14 I/O DDR Data bus 23 DDR_DQ13 DDR_DQ13 I/O DDR Data bus 24 DDR_DQ12 DDR_DQ12 I/O DDR Data bus 25 VDDR VDDR PWRI DDR VDD 26 DDR_DQ11 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR Data bus 30 DDR_DQ8 DDR_DQ8 I/O DDR Data bus 31 DDR_DQ8 DDR_DQ8 I/O DDR Data bus 32 DDR_DQ8 I/O DDR Data bus 33 DDR_DQ8 I/O DDR Data bus 34 DDR_DM1 DDR_DM10 DDR Data bus 35 DDR_CKE DDR_CKE O DDR Address bus output			GPIOA28	10	General purpose IO
22 DDR_DQ14 DDR_DQ13 I/O DDR Data bus 23 DDR_DQ13 J/O DDR Data bus 24 DDR_DQ12 DDR_DQ12 I/O DDR Data bus 25 VDDR VDDR PWRI DDR VDD 26 DDR_DQ11 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR DATA bus 30 DDR_DQ81 DDR_DQ81 I DDR DQS Input 31 DDR_DQ81 DDR_DQ81 I DDR DQS Input 31 DDR_DM1 DDR_DQ81 I DDR DQS Input 31 DDR_DM1 DDR_DQ81 I DDR DQS Input 32 DDR_DM1 DDR_DQ81 I DDR DQS Input 33 DDR_DM1 DDR_CKN O DDR Clock output 34 DDR_CKE DDR_CKE O	20	VDD	VDD	PWRI	1.2V power supply
23 DDR_DQ13 DDR_DQ12 I/O DDR Data bus 24 DDR_DQ12 DDR_DQ12 I/O DDR Data bus 25 VDDR VDDR PWRI DDR VDD 26 DDR_DQ11 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR Data bus 30 DDR_DQ81 DDR_DQ81 I DDR DQS Input 31 DDR_DQ81 DDR_DQ81 I DDR DQM output 32 DDR_CKN DDR_CKN O DDR Clock-output 33 DDR_CKN DDR_CKN O DDR Clock-output 34 DDR_CKE DDR_CKE O DDR Address bus output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A11 O DDR Address bus output 37 DDR_A89	21	DDR_DQ15	DDR_DQ15	I/O	DDR Data bus
24 DDR_DQ12 DDR_DQ12 I/O DDR Data bus 25 VDDR VDDR PWRI DDR VDD 26 DDR_DQ11 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR DQB Input 30 DDR_DQ81 DDR_DQ81 I DDR DQS Input 31 DDR_DQM1 DDR_DQM1 O DDR DQM output 32 DDR_CKN DDR_CKN O DDR Clock-output 33 DDR_CK DDR_CK O DDR Clock-output 34 DDR_CKE DDR_CKE O DDR Clock enable output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A10 O DDR Address bus output 37 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 <td>22</td> <td>DDR_DQ14</td> <td>DDR_DQ14</td> <td>I/O</td> <td>DDR Data bus</td>	22	DDR_DQ14	DDR_DQ14	I/O	DDR Data bus
25 VDDR VDDR PWRI DDR VDD 26 DDR_DQ11 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ20 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR DQS Input 30 DDR_DQS1 DDR_DQS1 I DDR DQS Input 31 DDR_DM1 DDR_DQM1 O DDR DQM output 32 DDR_CKN DDR_CKN O DDR Clock-output 33 DDR_CK DDR_CKN O DDR Clock output 34 DDR_CKE DDR_CKE O DDR Clock enable output 35 DDR_ALO DDR_ALO O DDR Address bus output 36 DDR_ALO DDR_ALO DDR Address bus output 37 DDR_AS DDR_AS DDR Address bus output 38 DDR_AS DDR_AS DDR Address bus output 39 VDDR VDDR PWRI <	23	DDR_DQ13	DDR_DQ13	I/O	DDR Data bus
26 DDR_DQ11 I/O DDR Data bus 27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR DATA bus 30 DDR_DQ51 DDR_DQS1 I DDR DQS Input 31 DDR_DM1 DDR_DQS1 I DDR DQS Input 31 DDR_DM1 DDR_DQS1 I DDR DQS Input 32 DDR_DM1 DDR_DQS1 I DDR DQS Input 33 DDR_DM1 DDR_DQS Input DDR DQS Input 34 DDR_DM1 DDR_DQS Input DDR DQS Input 33 DDR_CKN DDR DQS Input DDR DQS Input 34 DDR_DQM1 DDR_DQS Input DDR DQS Input 35 DDR_CKN DDR_DQS Input DDR DQS Input 34 DDR_CKN O DDR Clock-cutput 35 DDR_CKN O DDR Clock-cutput 36 DDR_A10 DDR Address bu	24	DDR_DQ12	DDR_DQ12	I/O	DDR Data bus
27 DDR_DQ10 DDR_DQ10 I/O DDR Data bus 28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR DQS Input 30 DDR_DQS1 DDR_DQS1 I DDR DQM output 31 DDR_DM1 DDR_DM1 O DDR DQM output 32 DDR_CKN DDR_CKN O DDR Clock- output 33 DDR_CK DDR_CK O DDR Clock output 34 DDR_CKE DDR_CKE O DDR Clock output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A11 O DDR Address bus output 37 DDR_A9 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDR PWRI DDR VDD 40 DDR_A7 DDR_A7 DDR Address bus output 41 DDR_A6 DDR_A	25	VDDR	VDDR	PWRI	DDR VDD
28 DDR_DQ9 DDR_DQ9 I/O DDR Data bus 29 DDR_DQ8 DDR_DQ8 I/O DDR Data bus 30 DDR_DQ\$1 DDR_DQ\$1 I DDR DQ\$ Input 31 DDR_DM1 DDR_DM1 O DDR DQM output 32 DDR_CKN DDR_CKN O DDR Clock - output 33 DDR_CK DDR_CK O DDR Clock output 34 DDR_CKE DDR_CKE O DDR Clock output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A11 O DDR Address bus output 37 DDR_A9 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDR PWRI DDR VDD 40 DDR_A7 DDR_A7 DDR Address bus output 41 DDR_A6 DDR_A6 DDR Address bus output 42 DDR_A5 DDR Address bus outpu	26	DDR_DQ11	DDR_DQ11	I/O	DDR Data bus
29 DDR_DQ8 DDR_DQ8 I/O DDR DQS Input 30 DDR_DQS1 DDR_DQS1 I DDR DQS Input 31 DDR_DM1 DDR_DM1 0 DDR DQM output 32 DDR_CKN DDR_CKN 0 DDR Clock-output 33 DDR_CK DDR_CKE 0 DDR Clock output 34 DDR_CKE DDR_CKE 0 DDR Clock enable output 35 DDR_A10 DDR_A10 0 DDR Address bus output 36 DDR_A11 DDR_A11 0 DDR Address bus output 37 DDR_A9 DDR_A9 0 DDR Address bus output 38 DDR_A8 DDR_A8 0 DDR Address bus output 40 DDR_A7 DDR_A7 DDR Address bus output 40 DDR_A6 DDR_A6 DDR Address bus output 41 DDR_A6 DDR_A5 DDR Address bus output 42 DDR_A5 DDR Address bus output 43 DDR_A4 DDR_A3 DDR Address bus output	27	DDR_DQ10	DDR_DQ10	I/O	DDR Data bus
30 DDR_DQS1 DDR_DQS1 I DDR DQS Input 31 DDR_DM1 DDR_DM1 0 DDR DQM output 32 DDR_CKN DDR_CKN 0 DDR Clock- output 33 DDR_CK DDR_CKE 0 DDR Clock output 34 DDR_CKE DDR_CKE 0 DDR Clock enable output 35 DDR_A10 DDR_A10 0 DDR Address bus output 36 DDR_A11 DDR_A11 0 DDR Address bus output 37 DDR_A9 DDR_A9 0 DDR Address bus output 38 DDR_A8 DDR_A8 0 DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 0 DDR Address bus output 41 DDR_A6 DDR_A6 0 DDR Address bus output 42 DDR_A5 DDR_A4 0 DDR Address bus output 43 DDR_A4 DDR_A3 0 DDR Address bus output 45	28	DDR_DQ9	DDR_DQ9	I/O	DDR Data bus
31 DDR_DM1 DDR_DM1 0 DDR DQM output 32 DDR_CKN DDR_CKN 0 DDR Clock-output 33 DDR_CK DDR_CK 0 DDR Clock output 34 DDR_CKE DDR_CKE 0 DDR Clock enable output 35 DDR_A10 DDR_A10 0 DDR Address bus output 36 DDR_A11 DDR_A11 0 DDR Address bus output 37 DDR_A9 DDR_A9 0 DDR Address bus output 38 DDR_A9 DDR_A9 0 DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 0 DDR Address bus output 41 DDR_A6 DDR_A6 0 DDR Address bus output 42 DDR_A5 DDR_A5 0 DDR Address bus output 43 DDR_A4 DDR_A4 0 DDR Address bus output 44 DDR_A3 DDR_A2 DDR Address bus output 45 DDR	29	DDR_DQ8	DDR_DQ8	I/O	DDR Data bus
32 DDR_CKN DDR_CK 0 DDR Clock-output 33 DDR_CK DDR_CK 0 DDR Clock output 34 DDR_CKE DDR_CKE 0 DDR Clock enable output 35 DDR_A10 DDR_A10 0 DDR Address bus output 36 DDR_A11 DDR_A11 0 DDR Address bus output 37 DDR_A9 DDR_A9 0 DDR Address bus output 38 DDR_A8 DDR_A8 0 DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 DDR Address bus output 41 DDR_A6 DDR_A6 DDR Address bus output 42 DDR_A5 DDR_A5 DDR Address bus output 43 DDR_A4 DDR_A4 DDR Address bus output 44 DDR_A3 DDR Address bus output 45 DDR_A2 DDR_A2 DDR Address bus output 46 DDR_REF I DDR STTL-2 voltage eference 47	30	DDR_DQS1	DDR_DQS1	I	DDR DQS Input
33 DDR_CK DDR_CKE O DDR Clock output 34 DDR_CKE DDR_CKE O DDR Clock enable output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A11 O DDR Address bus output 37 DDR_A9 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 DDR Address bus output 41 DDR_A6 DDR_A6 O DDR Address bus output 42 DDR_A5 DDR_A5 O DDR Address bus output 43 DDR_A4 DDR_A3 DDR Address bus output 44 DDR_A3 DDR_A3 DDR Address bus output 45 DDR_A2 DDR_A2 DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_MRS	31	DDR_DM1	DDR_DM1	0	DDR DQM output
34 DDR_CKE DDR_CKE O DDR Clock enable output 35 DDR_A10 DDR_A10 O DDR Address bus output 36 DDR_A11 DDR_A11 O DDR Address bus output 37 DDR_A9 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 O DDR Address bus output 41 DDR_A6 DDR_A6 O DDR Address bus output 42 DDR_A5 DDR_A5 O DDR Address bus output 43 DDR_A4 DDR_A4 DDR Address bus output 44 DDR_A3 DDR_A3 O DDR Address bus output 45 DDR_A2 DDR_A2 DDR Address bus output 46 DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 O DDR Address bus output 48 DDR_WRB <	32	DDR_CKN	DDR_CKN	0	DDR Clock- output
DDR_A10 DDR_A10 O DDR Address bus output	33	DDR_CK	DDR_CK	0	DDR Clock output
36DDR_A11DDR_A11ODDR Address bus output37DDR_A9DDR_A9ODDR Address bus output38DDR_A8DDR_A8ODDR Address bus output39VDDRVDDRPWRIDDR VDD40DDR_A7DDR_A7ODDR Address bus output41DDR_A6DDR_A6ODDR Address bus output42DDR_A5DDR_A5ODDR Address bus output43DDR_A4DDR_A4ODDR Address bus output44DDR_A3DDR_A3ODDR Address bus output45DDR_A2DDR_A2ODDR Address bus output46DDR_REFDDR_REFIDDR STTL-2 voltage eference47DDR_A13DDR_A13ODDR Address bus output48DDR_WRBDDR_WRBODDR Write output49DDR_CASBDDR_CASBODDR CAS output50DDR_RASBDDR_RASBODDR RAS output51DDR_DQ0DDR_DQ0I/ODDR DDR DDR DDR DDR DDR DDR DDR DDR DDR	34	DDR_CKE	DDR_CKE	0	DDR Clock enable output
37 DDR_A9 DDR_A9 O DDR Address bus output 38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 O DDR Address bus output 41 DDR_A6 DDR_A6 O DDR Address bus output 42 DDR_A5 DDR_A5 O DDR Address bus output 43 DDR_A4 DDR_A4 O DDR Address bus output 44 DDR_A3 DDR_A3 O DDR Address bus output 45 DDR_A2 DDR_A2 DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 O DDR Address bus output 48 DDR_WRB DDR_WRB O DDR Write output 49 DDR_CASB DDR_CASB O DDR CAS output 50 DDR_RASB DDR_RASB O DDR Data bus	35	DDR_A10	DDR_A10	0	DDR Address bus output
38 DDR_A8 DDR_A8 O DDR Address bus output 39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 O DDR Address bus output 41 DDR_A6 DDR_A6 O DDR Address bus output 42 DDR_A5 DDR_A5 O DDR Address bus output 43 DDR_A4 DDR_A4 O DDR Address bus output 44 DDR_A3 DDR_A3 O DDR Address bus output 45 DDR_A2 DDR_A2 DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 O DDR Address bus output 48 DDR_WRB DDR_WRB O DDR Write output 49 DDR_CASB DDR_CASB O DDR CAS output 50 DDR_RASB DDR_RASB O DDR Data bus	36	DDR_A11	DDR_A11	0	DDR Address bus output
39 VDDR VDDR PWRI DDR VDD 40 DDR_A7 DDR_A7 0 DDR Address bus output 41 DDR_A6 DDR_A6 0 DDR Address bus output 42 DDR_A5 DDR_A5 0 DDR Address bus output 43 DDR_A4 DDR_A4 0 DDR Address bus output 44 DDR_A3 0 DDR Address bus output 45 DDR_A2 DDR_A2 0 DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 0 DDR Address bus output 48 DDR_WRB DDR_WRB 0 DDR Write output 49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR DATA bus 51 DDR_DQ0 DDR_DQ0 I/O DDR DATA bus	37	DDR_A9	DDR_A9	0	DDR Address bus output
40 DDR_A7 DDR_A7 0 DDR Address bus output 41 DDR_A6 DDR_A6 0 DDR Address bus output 42 DDR_A5 DDR_A5 0 DDR Address bus output 43 DDR_A4 DDR_A4 0 DDR Address bus output 44 DDR_A3 0 DDR Address bus output 45 DDR_A2 DDR_A2 0 DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 0 DDR Address bus output 48 DDR_WRB DDR_WRB 0 DDR Write output 49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR DATA bus 51 DDR_DQ0 DDR_DQ0 I/O DDR DATA bus	38	DDR_A8	DDR_A8	0	DDR Address bus output
41 DDR_A6 DDR_A6 O DDR Address bus output 42 DDR_A5 DDR_A5 O DDR Address bus output 43 DDR_A4 DDR_A4 O DDR Address bus output 44 DDR_A3 DDR_A3 O DDR Address bus output 45 DDR_A2 DDR_A2 O DDR Address bus output 46 DDR_REF DDR_REF I DDR_STTL-2 voltage eference 47 DDR_A13 DDR_A13 O DDR Address bus output 48 DDR_WRB DDR_WRB O DDR Write output 49 DDR_CASB DDR_CASB O DDR CAS output 50 DDR_RASB DDR_RASB O DDR DDR DDR DDR DDR DDR DDR DDR DDR D	39	VDDR	VDDR	PWRI	DDR VDD
42DDR_A5DDR_A5ODDR Address bus output43DDR_A4DDR_A4ODDR Address bus output44DDR_A3DDR_A3ODDR Address bus output45DDR_A2DDR_A2ODDR Address bus output46DDR_REFDDR_REFIDDR STTL-2 voltage eference47DDR_A13DDR_A13ODDR Address bus output48DDR_WRBDDR_WRBODDR Write output49DDR_CASBDDR_CASBODDR CAS output50DDR_RASBDDR_RASBODDR RAS output51DDR_DQ0DDR_DQ0I/ODDR Data bus	40	DDR_A7	DDR_A7	0	DDR Address bus output
43DDR_A4DDR_A4ODDR Address bus output44DDR_A3DDR_A3ODDR Address bus output45DDR_A2DDR_A2ODDR Address bus output46DDR_REFDDR_REFIDDR STTL-2 voltage eference47DDR_A13DDR_A13ODDR Address bus output48DDR_WRBDDR_WRBODDR Write output49DDR_CASBDDR_CASBODDR CAS output50DDR_RASBDDR_RASBODDR RAS output51DDR_DQ0DDR_DQ0I/ODDR Data bus	41	DDR_A6	DDR_A6	0	DDR Address bus output
44DDR_A3DDR_A30DDR Address bus output45DDR_A2DDR_A20DDR Address bus output46DDR_REFDDR_REFIDDR STTL-2 voltage eference47DDR_A13DDR_A130DDR Address bus output48DDR_WRBDDR_WRB0DDR Write output49DDR_CASBDDR_CASB0DDR CAS output50DDR_RASBDDR_RASB0DDR RAS output51DDR_DQ0DDR_DQ0I/ODDR Data bus	42	DDR_A5	DDR_A5	0	DDR Address bus output
45 DDR_A2 DDR_A2 O DDR Address bus output 46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 O DDR Address bus output 48 DDR_WRB DDR_WRB O DDR Write output 49 DDR_CASB DDR_CASB O DDR CAS output 50 DDR_RASB DDR_RASB O DDR_RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	43	DDR_A4	DDR_A4	0	DDR Address bus output
46 DDR_REF DDR_REF I DDR STTL-2 voltage eference 47 DDR_A13 DDR_A13 0 DDR Address bus output 48 DDR_WRB DDR_WRB 0 DDR Write output 49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR_RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	44	DDR_A3	DDR_A3	0	DDR Address bus output
47 DDR_A13 DDR_A13 0 DDR Address bus output 48 DDR_WRB DDR_WRB 0 DDR Write output 49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	45	DDR_A2	DDR_A2	0	DDR Address bus output
48 DDR_WRB DDR_WRB 0 DDR Write output 49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	46	DDR_REF	DDR_REF	I	DDR STTL-2 voltage eference
49 DDR_CASB DDR_CASB 0 DDR CAS output 50 DDR_RASB DDR_RASB 0 DDR RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	47	DDR_A13	DDR_A13	0	DDR Address bus output
50 DDR_RASB DDR_RASB O DDR RAS output 51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	48	DDR_WRB	DDR_WRB	0	DDR Write output
51 DDR_DQ0 DDR_DQ0 I/O DDR Data bus	49	DDR_CASB	DDR_CASB	0	DDR CAS output
	50	DDR_RASB	DDR_RASB	0	DDR RAS output
52 DDR_DQ1 DDR_DQ1 I/O DDR Data bus	51	DDR_DQ0	DDR_DQ0	I/0	DDR Data bus
	52	DDR_DQ1	DDR_DQ1	I/0	DDR Data bus



53	DDR_DQ2	DDR_DQ2	1/0	DDR Data bus
54		DDR_DQ2 DDR_DQ3	-	DDR Data bus DDR Data bus
	DDR_DQ3		1/0	
55	DDR_DQ4	DDR_DQ4 VDDR	I/O	DDR Data bus
56	VDDR		PWRI	DDR VDD
57	DDR_DQ5	DDR_DQ5	1/0	DDR Data bus
58	DDR_DQ6	DDR_DQ6	1/0	DDR Data bus
59	DDR_DQ7	DDR_DQ7	I/O	DDR Data bus
60	DDR_DQS0	DDR_DQS0	I	DDR DQS Input
61	DDR_DQM0	DDR_DQM0	0	DDR DQM output
62	DDR_BA0	DDR_BA0	0	DDR BA output
63	DDR_BA1	DDR_BA1	0	DDR BA output
64	DDR_A12	DDR_A12	0	DDR Address bus output
65	DDR_A0	DDR_A0	0	DDR Address bus output
66	DDR_A1	DDR_A1	0	DDR Address bus output
		Nand_CEB3	0	NAND Flash CEB3 output
		GPIOA5	I/O	General purpose IO
		UART1_RX	I	UART Receive
67	NAND_CEB3	Nor_CEB3	0	External SRAM Chip Enable
		Nand_CEB2	0	Nand Flash CEB2 output
		GPIOA4	I/O	General purpose IO
		UART1_TX	0	UART transmit
68	NAND_CEB2	Nor_CEB2	0	External SRAM Chip Enable
		BT_D6	I/O	BT656 data bus
		GPIOB12	I/O	General purpose IO
69	GPIOB12	Nor_D14	I/O	External SRAM data bus
		SIRQ1	I	External Interrupt signal input
		GPIOA1	I/O	General purpose IO
70	SIRQ1	PWM1	0	Pulse Width Modulation signal output
71	NC			
72	VDD	VDD	PWRI	1.2V power supply
73	RESET	RESET	I	System Reset, active low, Smith trigger
74	ONOFF	ONOFF	I	Standby/wake up signal from on/off key
75	REM_CON	REM_CON	Al	Romont line-in controller input to ADC
76	SIRQ0	SIRQ0	I	External Interrupt0
77	LOSCO	LOSCO	AO	32.768KHz Crystal Output
			-	



78	LOSCI	LOSCI	Al	32.768KHz Crystal input
79	SVDD	SVDD	PWRO	Standby control circuit Power SVDD, always on
80	SVCC	SVCC	PWRO	Standby control circuit Power SVCC, always on
81	VCCOUT	VCCOUT	PWRO	VCC power supply, generate by on chip LDO
82	VCC	vcc	PWRO	VCC power supply, generate by on chip LDO
				DC5V power; external power supply, from USB or
83	DC5V	DC5V	PWRI	adapter
				BAT Power, where the power go into or come out
84	BAT	BAT	PWRI	from battery
				Buck DC/DC, where to connected with an
85	LX_VDD	LX_VDD	PWRO	inductance, source of VDD
86	PGND	PGND	GND	DC/DC GND
87	PGND	PGND	GND	DC/DC GND
				Buck DC/DC, where to connected with an
88	LX_VDDR	LX_VDDR	PWRO	inductance
89	DDR_VP	DDR_VP	PWRO	DDR power supply from PMU
		KS_OUT1	0	Keyscan output
90	KS_OUT1	GPIOB31	I/O	General purpose IO
		KS_IN2	I	Keyscan input
		GPIOB28	I/O	General purpose IO
91	KS_IN2	PWM2	0	Pulse Width Modulation signal output
		KS_IN1	I	Keyscan input
92	KS_IN1	GPIOB27	I/O	General purpose IO
		KS_IN0	I	Keyscan output
93	KS_INO	GPIOB26	I/O	General purpose IO
		FM_CLK	0	Output Clock signal for FM or others
94	FMCLK	BT_CLKOUT	0	BT656 clock output, for sensor
		UARTO_RX	I	UART Reciever, or infrared remote control input
		GPIOA25	I/O	General purpose IO
		SPI0_SCLK	0	SPI CLK output
95	UARTO_RX	Nor_A21	0	External SRAM address bus
		SD1_CLKA	0	SDIO1 clock output
		GPIOB0	I/O	General purpose IO
96	SD1_CLK	MS_CLK	0	Memory stick clock output
97	SD1_CMD	SD1_CMD	I/O	SDI01 Command output
	-	GPIOB1	1/0	General purpose IO
			, -	and the second



		MS_BS	0	Memory stick BS output
		SD0_D7	I/0	SDIO Data bus
		MS_D7	I/O	Memory stick Date bus
		SD1_D3	I/O	SDIO Data bus
		GPIOA15	I/0	General purpose IO
		LCD_D7	0	LCD Data bus, RGB or CPU
		Nor_A17	0	External SRAM address bus
98	SD0_D7	MS_D3	I/O	Memory Stick Data bus
		SD0_D6	I/0	SDIO Data bus
		MS_D6	I/O	Memory Stick Data bus
		SD1_D2	I/0	SDIO Data bus
		GPIOA14	I/O	General purpose IO
		LCD_D6	0	LCD Data bus, RGB or CPU
		Nor_A16	0	External SRAM address bus
99	SD0_D6	MS_D2	I/O	Memory Stick Data bus
		SD0_D5	I/0	SDIO Data bus
		MS_D5	I/O	Memory Stick Data bus
		SD1_D1	I/O	SDIO Data bus
		GPIOA13	I/0	General purpose IO
		LCD_D5	0	LCD Data bus, RGB or CPU
		Nor_A15	0	External SRAM address bus
100	SD0_D5	MS_D1	I/O	Memory Stick Data bus
		SD0_D4	I/O	SDIO Data bus
		MS_D4	I/O	Memory Stick Data bus
		SD1_D0	I/O	SDIO Data bus
		GPIOA12	I/O	General purpose IO
		LCD_D4	0	LCD Data bus, RGB or CPU
		Nor_A14	0	External SRAM address bus
		MS_D0	I/O	Memory Stick Data bus
101	SD0_D4	SD0_D0	I/O	SDIO Data bus
		LCD_D17	0	LCD Data bus, RGB or CPU
		BT_D7	I/O	BT656 data bus
		UARTO_RX	I	UART Reciever, or infrared remote control input
102	LCD_D17	GPIOA29	I/O	General purpose IO
103	LCD_D11	LCD_D11	0	LCD Data bus, RGB or CPU



		BT_D1	I/O	BT656 data bus
		LCD_D3	0	LCD Data bus, RGB or CPU
		LCD_D10	0	LCD Data bus, RGB or CPU
		BT_D0	I/O	BT656 data bus
104	LCD_D10	LCD_D2	0	LCD Data bus, RGB or CPU
		LCD_D9	0	LCD Data bus, RGB or CPU
		BT_VSYNC	I/O	BT656 Vsync
105	LCD_D9	LCD_D1	0	LCD Data bus, RGB or CPU
		LCD_D8	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
106	LCD_D8	LCD_D0	0	LCD Data bus, RGB or CPU
107	LCD_D7	LCD_D7	0	LCD Data bus, RGB or CPU
108	LCD_D6	LCD_D6	0	LCD Data bus, RGB or CPU
109	LCD_D5	LCD_D5	0	LCD Data bus, RGB or CPU
110	LCD_D4	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_DCLK	0	Dot clock for the LCD panels
111	LCD_DCLK	WR	0	WR for CPU bus interface
		LCD_VSYNC	I/O	Vertical sync for LCD panels interface
112	LCD_VSYNC	RS	0	RS signal of CPU bus
		LCD_LDE	0	LCD data enable.
		RD	0	RD signal of CPU bus interface
113	LCD_LDE	BT_PCLK	I	BT656 pixel clock
		BT_CLKOUT	0	BT656 clock output, for sensor
		GPIOB5	I/O	General purpose IO
	BT_CLKOUT	Nor_A5	0	External SRAM address bus
114	VDD	VDD	PWRI	1.2V supply
115	NC			
		GPIOB3	I/O	General purpose IO
116	GPIOB3	Nor_A3	0	External SRAM address bus
		GPIOB4	I/O	General purpose IO
117	GPIOB4	Nor_A4	0	External SRAM address bus
		GPIOB6	I/O	General purpose IO
		Nor_D8	I/O	External SRAM data bus
		PWM0	0	Pulse Width Modulation signal output
118	GPIOB6	UART1_RX	I	UART receive



		GPIOB7	I/O	General purpose IO
		Nor_D9	I/O	External SRAM data bus
		PWM1	0	Pulse Width Modulation signal output
119	GPIOB7	UART1_TX	0	UART transmit
		GPIOB8	I/O	General purpose IO
120	GPIOB8	Nor_D10	I/0	External SRAM data bus
		GPIOB9	I/O	General purpose IO
121	GPIOB9	Nor_D11	I/O	External SRAM data bus
		GPIOB10	I/0	General purpose IO
122	GPIOB10	Nor_D12	I/O	External SRAM data bus
		GPIOB11	I/O	General purpose IO
123	GPIOB11	Nor_D13	I/O	External SRAM data bus
		Nand_D0	I/0	Nand Flash data bus
		GPIOA10	I/O	General purpose IO
		Nor_D0	I/O	External SRAM data bus
		LCD_D8	0	LCD Data bus, RGB or CPU
124	NAND_D0	SIRQ1	I	External Interrupt signal input
		Nand_D1	I/O	Nand Flash data bus
		GPIOA11	I/O	General purpose IO
		Nor_D1	I/O	External SRAM data bus
		LCD_D9	0	LCD Data bus, RGB or CPU
125	NAND_D1	PWM1	0	Pulse Width Modulation signal output
		Nand_D2	I/O	Nand Flash data bus
		SPI1_SCLK	0	SPI CLK output
		Nor_D2	I/O	External SRAM data bus
126	NAND_D2	LCD_D10	0	LCD Data bus, RGB or CPU
		Nand_D3	I/O	Nand Flash data bus
		SPI1_SS	0	SPI SS output
		Nor_D3	I/O	External SRAM data bus
127	NAND_D3	LCD_D11	0	LCD Data bus, RGB or CPU
		Nand_ALE	0	Nand Flash address latch enable output
		Nor_A1	0	External SRAM address bus
		SPI0_SCLK	0	SPI CLK output
128	NAND_ALE	LCD_D17	0	LCD Data bus, RGB or CPU
129	NAND_CLE	Nand_CLE	0	Nand Flash command latch enable output



		Nor_A0	0	External SRAM address bus
		SPI0_SS	0	SPI SS output
		LCD_D16	0	LCD Data bus, RGB or CPU
		NAND_RDB	0	Nand Flash read output
		SPIO_MISO	I/O	SPI MISO
		Nor_RD	0	External SRAM read enable, active low
		LCD_VSYNC	0	Vertical sync for RGB LCD panels.
130	NAND_RDB	RS	0	RS signal of LCD CPU bus interface
131	HOSCO	HOSCO	AO	24MHz Ccrystal Output
132	HOSCI	HOSCI	Al	24MHz Crystal input
133	AVDD	AVDD	PWRI	1.2V
134	Y2	Y2	Al	Touch Panel Y2
135	Y1	Y1	AI	Touch Panel Y1
136	X2	X2	Al	Touch Panel X2
137	X1	X1	Al	Touch Panel X1
138	VREF	VREF	PWR	Reference Voltage, with capacitance
139	FMINR	FMINR	Al	FM right channel input
140	FMINL	FMINL	Al	FM left channel input
141	MICIN	MICIN	Al	Microphone input
142	AVCC	AVCC	PWRI	VCC for audio circuit
143	AGND	AGND	GND	GND for audio circuit
				Connection with Cap; Just use for DAC Reference
144	VRDA	VRDA	AO	voltage
145	VRO	VRO	AO	Direct drive PA reference
146	VROS	VROS	AO	Direct drive PA sense
147	AOUTR	AOUTR	AO	Audio Analog Right channel output
148	PAGND	PAGND	GND	Power Amplify GND
149	PAVCC	PAVCC	PWRI	Power Amplify VCC output; Connection with Cap
150	AOUTL	AOUTL	AO	Audio Analog Left channel output
151	Pr	Pr	AO	Pr Video output
152	Pb	Pb	AO	Pb Video output
153	Y	Υ	AO	Y Video output
			_	USB device controller input pins; Detect the voltage
154	VBUS	VBUS	Al	for start the state machine
155	DM	DM	AO	USB DM
156	DP	DP	AO	USB DP

Version 1.0 Page 167



157	vcc	vcc	PWRI	3.1V supply
		Nand_D4	I/O	Nand Flash data bus
		SPI1_MOSI	I/O	SPI MOSI
		Nor_D4	I/O	External SRAM data bus
158	NAND_D4	LCD_D12	0	LCD Data bus, RGB or CPU
		Nand_D5	I/O	Nand Flash data bus
		SPI1_MISO	I/O	SPI MISO
		Nor_D5	I/O	External SRAM data bus
		GPIOA0	I/O	General purpose IO
159	NAND_D5	LCD_D13	0	LCD Data bus, RGB or CPU
		Nand_CEB1	0	Nand Flash CEB1 output, boot Flash
		SD1_CLKB	0	SDIO clk output signal
		GPIOA3	I/O	General purpose IO
160	NAND_CEB1	Nor_CEB1	0	External SRAM chip enable
		Nand_CEB0	0	Nand Flash CEBO output
		SD0_CLKB	0	SDIO clk output signal
		GPIOA2	I/O	General purpose IO
161	NAND_CEBO	Nor_CEB0/7	0	External SRAM chip enable
		NAND_WRB	0	Nand Flash write output
		SPI0_MOSI	I/O	SPI MOSI
		Nor_WR	0	External SRAM write enable, active low
		LCD_DCLK	0	Dot clock for the LCD panels
162	NAND_WRB	WR	0	WR signal of LCD CPU bus interface
		Nand_D6	I/O	Nand Flash data bus
		GPIOA16	I/O	General purpose IO
		Nor_D6	I/O	External SRAM data bus
163	NAND_D6	LCD_D14	0	LCD Data bus, RGB or CPU
		Nand_D7	I/O	Nand Flash data bus
		GPIOA17	I/O	General purpose IO
		Nor_D7	I/O	External SRAM data bus
164	NAND_D7	LCD_D15	0	LCD Data bus, RGB or CPU
		NAND_RB0	I	Nand Flash RB0 input
		GPIOA8	I/O	General purpose IO
165	NAND_RB0	Nor_CEB4	0	External SRAM chip enable
166	KS_OUTO	KS_OUTO	0	Keyscan output



		GPIOB30	I/O	General purpose IO
		KS_IN3	I	Keyscan input
		GPIOB29	I/O	General purpose IO
167	KS_IN3	PWM3	0	Pulse Width Modulation signal output
		SD0_D3	I/O	SDIO Data bus
		MS_D3	I/O	Memory Stick Data bus
		GPIOA23	I/O	General purpose IO
		LCD_D3	0	LCD Data bus, RGB or CPU
168	LCD_D3	Nor_A11	0	External SRAM address bus
		SD0_D2	I/O	SDIO Data bus
		MS_D2	I/O	Memory Stick Data bus
		GPIOA22	I/O	General purpose IO
		LCD_D2	0	LCD Data bus, RGB or CPU
169	LCD_D2	Nor_A10	0	External SRAM address bus
		SD0_D1	I/O	SDIO Data bus
		MS_D1	I/O	Memory Stick Data bus
		GPIOA21	I/O	General purpose IO
		LCD_D1	0	LCD Data bus, RGB or CPU
170	LCD_D1	Nor_A9	0	External SRAM address bus
		SD0_D0	I/O	SDIO Data bus
		MS_D0	I/O	Memory Stick Data bus
		GPIOA20	I/O	General purpose IO
		LCD_D0	0	LCD Data bus, RGB or CPU
171	LCD_D0	Nor_A8	0	External SRAM address bus
		SPI0_MOSI	I/O	SPI MOSI
		GPIOB16	I/O	General purpose IO
		UART1_CTSB	I	UART clear to send
		UARTO_RX	I	UART Reciever, or infrared remote control input
172	SPI0_MOSI	Nor_A13	0	External SRAM address bus
		SPI0_MISO	I/O	SPI MISO
		GPIOB17	I/O	General purpose IO
		UART1_RX	I	UART receive
173	SPIO_MISO	PWM3	0	Pulse Width Modulation signal output
174	SPI0_SCLK	SPI0_SCLK	I/O	SPI clock output
		GPIOB14	I/O	General purpose IO




		UART1_RTSB	0	UART request to send
		UARTO_TX	0	UART transmite
		Nor_A12	0	External SRAM address bus
		I2C_SDATA	I/O	I2C data
		GPIOA31	I/O	General purpose IO
		UART1_TX	0	UART transmite
		Nor_A6	0	External SRAM address bus
175	I2C_SDATA	SPIO_MISO	I/O	SPI MISO
		I2C_SCLK	0	I2C clock output
		GPIOA30	I/O	General purpose IO
		UART1_RX	I	UART receive
		Nor_A7	0	External SRAM address bus
176	I2C_SCLK	SPI0_SS	0	SPI SS output
177	GND	GND	GND	Ground



11.4 ATJ2273B

11.4.1 Pin assignment





11.4.2 Pin Definition

PIN NO.	PIN Name	Function Name	I/O	Description
		UARTO_RX	I	UART Reciever, or infrared remote control input
		GPIOB20	I/O	General purpose IO
1	UARTO_RX	Nor_A19	0	External SRAM address bus
		LCD_HSYNC	0	Horizontal sync for RGB LCD panels.
2	LCD_HSYNC	CE	0	CE signal of CPU LCD
		LCD_D12	0	LCD Data bus, RGB or CPU
		BT_D2	I/O	BT656 data bus
3	LCD_D12	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_D13	0	bus interface
		BT_D3	I/O	BT656 data bus
4	LCD_D13	LCD_D5	0	LCD data enable./WR signal of CPU bus interface
		LCD_D14	0	LCD Data bus, RGB or CPU
		BT_D4	I/O	BT656 data bus
		GPIOA26	I/O	General purpose IO
5	LCD_D14	LCD_D6	0	LCD Data bus, RGB or CPU
		LCD_D15	0	LCD Data bus, RGB or CPU
		BT_D5	I/O	BT656 data bus
		GPIOA27	I/O	General purpose IO
6	LCD_D15	LCD_D7	0	LCD Data bus, RGB or CPU
7	DDR_DQ15	DDR_DQ15	I/O	DDR Data bus
8	DDR_DQ14	DDR_DQ14	I/O	DDR Data bus
9	DDR_DQ13	DDR_DQ13	I/O	DDR Data bus
10	DDR_DQ12	DDR_DQ12	I/O	DDR Data bus
11	VDDR	VDDR	PWRI	DDR VDD
12	DDR_DQ11	DDR_DQ11	I/O	DDR Data bus
13	DDR_DQ10	DDR_DQ10	I/O	DDR Data bus
14	DDR_DQ9	DDR_DQ9	I/O	DDR Data bus
15	DDR_DQ8	DDR_DQ8	I/O	DDR Data bus
16	DDR_DQS1	DDR_DQS1	I	DDR DQS Input
17	DDR_DM1	DDR_DM1	0	DDR DQM output
18	DDR_CKN	DDR_CKN	0	DDR Clock- output



19	DDR_CK	DDR_CK	0	DDR Clock output
20	DDR_CKE	DDR_CKE	0	DDR Clock enable output
21	DDR_A10	DDR_A10	0	DDR Address bus output
22	DDR_A11	DDR_A11	0	DDR Address bus output
23	DDR_A9	DDR_A9	0	DDR Address bus output
24	DDR_A8	DDR_A8	0	DDR Address bus output
25	DDR_A7	DDR_A7	0	DDR Address bus output
26	DDR_A6	DDR_A6	0	DDR Address bus output
27	DDR_A5	DDR_A5	0	DDR Address bus output
28	DDR_A4	DDR_A4	0	DDR Address bus output
29	DDR_A3	DDR_A3	0	DDR Address bus output
30	DDR_A2	DDR_A2	0	DDR Address bus output
31	DDR_REF	DDR_REF	- 1	DDR STTL-2 voltage eference
32	DDR_WRB	DDR_WRB	0	DDR Write output
33	DDR_CASB	DDR_CASB	0	DDR CAS output
34	DDR_RASB	DDR_RASB	0	DDR RAS output
35	DDR_DQ0	DDR_DQ0	I/O	DDR Data bus
36	DDR_DQ1	DDR_DQ1	I/O	DDR Data bus
37	DDR_DQ2	DDR_DQ2	I/O	DDR Data bus
38	DDR_DQ3	DDR_DQ3	I/O	DDR Data bus
39	DDR_DQ4	DDR_DQ4	I/O	DDR Data bus
40	VDDR	VDDR	PWRI	DDR VDD
41	DDR_DQ5	DDR_DQ5	I/O	DDR Data bus
42	DDR_DQ6	DDR_DQ6	I/O	DDR Data bus
43	DDR_DQ7	DDR_DQ7	I/O	DDR Data bus
44	DDR_DQS0	DDR_DQS0	I	DDR DQS Input
45	DDR_DQM0	DDR_DQM0	0	DDR DQM output
46	DDR_BA0	DDR_BA0	0	DDR BA output
47	DDR_BA1	DDR_BA1	0	DDR BA output
48	DDR_A12	DDR_A12	0	DDR Address bus output
49	DDR_A0	DDR_A0	0	DDR Address bus output
50	DDR_A1	DDR_A1	0	DDR Address bus output
		SIRQ1	I	External Interrupt signal input
		GPIOA1	I/O	General purpose IO
51	SIRQ1	PWM1	0	Pulse Width Modulation signal output



52	VDD	VDD	PWRI	1.2V power supply
53	RESET	RESET	I	System Reset, active low, Smith trigger
54	ONOFF	ONOFF	I	Standby/wake up signal from on/off key
55	REM_CON	REM_CON	Al	Romont line-in controller input to ADC
56	LOSCO	LOSCO	AO	32.768KHz Crystal Output
57	LOSCI	LOSCI	Al	32.768KHz Crystal input
58	SVDD	SVDD	PWRO	Standby control circuit Power SVDD, always on
59	SVCC	SVCC	PWRO	Standby control circuit Power SVCC, always on
60	VCC	VCC	PWRO	VCC power supply, generate by on chip LDO
61	DC5V	DC5V	PWRI	DC5V power; external power supply, from USB or adapter
				BAT Power, where the power go into or come out
62	BAT	BAT	PWRI	from battery
				Buck DC/DC, where to connected with an
63	LX_VDD	LX_VDD	PWRO	inductance, source of VDD
64	LV VDDD	LV VDDD	DWDO	Buck DC/DC, where to connected with an
64	LX_VDDR	LX_VDDR	PWRO	inductance
65	DDR_VP	DDR_VP	PWRO	DDR power supply from PMU
		KS_OUT1	0	Keyscan output
66	KS_OUT1	GPIOB31	I/O	General purpose IO
		KS_IN2	I	Keyscan input
		GPIOB28	I/O	General purpose IO
67	KS_IN2	PWM2	0	Pulse Width Modulation signal output
		KS_IN1	I	Keyscan input
68	KS_IN1	GPIOB27	I/O	General purpose IO
		KS_INO	I	Keyscan output
69	KS_INO	GPIOB26	I/O	General purpose IO
		FM_CLK	0	Output Clock signal for FM or others
70	FMCLK	BT_CLKOUT	0	BT656 clock output, for sensor
		SD1_CLKA	0	SDIO1 clock output
		GPIOB0	I/O	General purpose IO
71	SD1_CLK	MS_CLK	0	Memory stick clock output
		SD1_CMD	I/O	SDIO1 Command output
		GPIOB1	I/O	General purpose IO
72	SD1_CMD	MS_BS	0	Memory stick BS output
73	SD0_D7	SD0_D7	I/O	SDIO Data bus



		MS_D7	I/O	Memory stick Date bus
		SD1_D3	I/O	SDIO Data bus
		GPIOA15	I/O	General purpose IO
		LCD_D7	0	LCD Data bus, RGB or CPU
		Nor_A17	0	External SRAM address bus
		MS_D3	I/O	Memory Stick Data bus
		SD0_D6	I/O	SDIO Data bus
		MS_D6	I/O	Memory Stick Data bus
		SD1_D2	I/O	SDIO Data bus
		GPIOA14	I/O	General purpose IO
		LCD_D6	0	LCD Data bus, RGB or CPU
		Nor_A16	0	External SRAM address bus
74	SD0_D6	MS_D2	I/O	Memory Stick Data bus
		SD0_D5	I/O	SDIO Data bus
		MS_D5	I/O	Memory Stick Data bus
		SD1_D1	I/O	SDIO Data bus
		GPIOA13	I/O	General purpose IO
		LCD_D5	0	LCD Data bus, RGB or CPU
		Nor_A15	0	External SRAM address bus
75	SD0_D5	MS_D1	I/O	Memory Stick Data bus
		SD0_D4	I/O	SDIO Data bus
		MS_D4	I/O	Memory Stick Data bus
		SD1_D0	I/O	SDIO Data bus
		GPIOA12	I/O	General purpose IO
		LCD_D4	0	LCD Data bus, RGB or CPU
		Nor_A14	0	External SRAM address bus
		MS_D0	I/O	Memory Stick Data bus
76	SD0_D4	SD0_D0	I/O	SDIO Data bus
		LCD_D11	0	LCD Data bus, RGB or CPU
		BT_D1	I/O	BT656 data bus
77	LCD_D11	LCD_D3	0	LCD Data bus, RGB or CPU
		LCD_D10	0	LCD Data bus, RGB or CPU
		BT_D0	I/O	BT656 data bus
78	LCD_D10	LCD_D2	0	LCD Data bus, RGB or CPU
79	LCD_D9	LCD_D9	0	LCD Data bus, RGB or CPU



		BT_VSYNC	I/O	BT656 Vsync
		LCD_D1	0	LCD Data bus, RGB or CPU
		LCD_D8	0	LCD Data bus, RGB or CPU
		BT_HSYNC	I/O	BT656 Hsync
80	LCD_D8	LCD_D0	0	LCD Data bus, RGB or CPU
81	LCD_D7	LCD_D7	0	LCD Data bus, RGB or CPU
82	LCD_D6	LCD_D6	0	LCD Data bus, RGB or CPU
83	LCD_D5	LCD_D5	0	LCD Data bus, RGB or CPU
84	LCD_D4	LCD_D4	0	LCD Data bus, RGB or CPU
		LCD_DCLK	0	Dot clock for the LCD panels
85	LCD_DCLK	WR	0	WR for CPU bus interface
		LCD_VSYNC	I/O	Vertical sync for LCD panels interface
86	LCD_VSYNC	RS	0	RS signal of CPU bus
		LCD_LDE	0	LCD data enable.
		RD	0	RD signal of CPU bus interface
87	LCD_LDE	BT_PCLK	I	BT656 pixel clock
88	VDD	VDD	PWRI	1.2V supply
		Nand_D0	I/O	Nand Flash data bus
		GPIOA10	I/O	General purpose IO
		Nor_D0	I/O	External SRAM data bus
89	NAND_D0	LCD_D8	0	LCD Data bus, RGB or CPU
		Nand_D0	I/O	Nand Flash data bus
		GPIOA10	I/O	General purpose IO
		Nor_D0	I/O	External SRAM data bus
		LCD_D8	0	LCD Data bus, RGB or CPU
90	NAND_D0	SIRQ1	ı	External Interrupt signal input
		Nand_D1	I/O	Nand Flash data bus
		GPIOA11	I/O	General purpose IO
		Nor_D1	I/O	External SRAM data bus
		LCD_D9	0	LCD Data bus, RGB or CPU
91	NAND_D1	PWM1	0	Pulse Width Modulation signal output
		Nand_D3	I/O	Nand Flash data bus
		SPI1_SS	0	SPI SS output
		Nor_D3	I/O	External SRAM data bus
92	NAND_D3	LCD_D11	0	LCD Data bus, RGB or CPU



		Nand_ALE	0	Nand Flash address latch enable output
		Nor_A1	0	External SRAM address bus
		SPI0_SCLK	0	SPI CLK output
93	NAND_ALE	LCD_D17	0	LCD Data bus, RGB or CPU
		Nand_CLE	0	Nand Flash command latch enable output
		Nor_A0	0	External SRAM address bus
		SPI0_SS	0	SPI SS output
94	NAND_CLE	LCD_D16	0	LCD Data bus, RGB or CPU
		NAND_RDB	0	Nand Flash read output
		SPI0_MISO	I/O	SPI MISO
		Nor_RD	0	External SRAM read enable, active low
		LCD_VSYNC	0	Vertical sync for RGB LCD panels.
95	NAND_RDB	RS	0	RS signal of LCD CPU bus interface
96	HOSCO	HOSCO	AO	24MHz Ccrystal Output
97	HOSCI	HOSCI	Al	24MHz Crystal input
98	AVDD	AVDD	PWRI	1.2V
99	VREF	VREF	PWR	Reference Voltage, with capacitance
100	FMIN	FMIN	Al	FM input
101	MICIN	MICIN	Al	Microphone input
102	AVCC	AVCC	PWRI	VCC for audio circuit
				Connection with Cap; Just use for DAC Reference
103	VRDA	VRDA	AO	voltage
104	AOUTR	AOUTR	AO	Audio Analog Right channel output
105	PAVCC	PAVCC	PWRI	Power Amplify VCC output; Connection with Cap
106	AOUTL	AOUTL	AO	Audio Analog Left channel output
107	Pr	Pr	AO	Pr Video output
108	Pb	Pb	AO	Pb Video output
109	Y	Y	AO	Y Video output
110	DM	DM	AO	USB DM
111	DP	DP	AO	USB DP
112	VCC	VCC	PWRI	3.1V supply
		Nand_D4	I/O	Nand Flash data bus
		SPI1_MOSI	I/O	SPI MOSI
		Nor_D4	I/O	External SRAM data bus
113	NAND_D4	LCD_D12	0	LCD Data bus, RGB or CPU



		Nand_D5	I/O	Nand Flash data bus
		SPI1_MISO	I/O	SPI MISO
		Nor_D5	I/O	External SRAM data bus
		GPIOA0	I/0	General purpose IO
114	NAND_D5	LCD_D13	0	LCD Data bus, RGB or CPU
		Nand_CEB1	0	Nand Flash CEB1 output, boot Flash
		SD1_CLKB	0	SDIO clk output signal
		GPIOA3	I/O	General purpose IO
115	NAND_CEB1	Nor_CEB1	0	External SRAM chip enable
		Nand_CEB0	0	Nand Flash CEBO output
		SD0_CLKB	0	SDIO clk output signal
		GPIOA2	I/O	General purpose IO
116	NAND_CEB0	Nor_CEB0/7	0	External SRAM chip enable
		NAND_WRB	0	Nand Flash write output
		SPI0_MOSI	I/O	SPI MOSI
		Nor_WR	0	External SRAM write enable, active low
		LCD_DCLK	0	Dot clock for the LCD panels
117	NAND_WRB	WR	0	WR signal of LCD CPU bus interface
		Nand_D6	I/O	Nand Flash data bus
		GPIOA16	I/O	General purpose IO
		Nor_D6	I/O	External SRAM data bus
118	NAND_D6	LCD_D14	0	LCD Data bus, RGB or CPU
		Nand_D7	I/O	Nand Flash data bus
		GPIOA17	I/O	General purpose IO
		Nor_D7	I/O	External SRAM data bus
119	NAND_D7	LCD_D15	0	LCD Data bus, RGB or CPU
		NAND_RB0	I	Nand Flash RB0 input
		GPIOA8	I/O	General purpose IO
120	NAND_RB0	Nor_CEB4	0	External SRAM chip enable
		KS_OUTO	0	Keyscan output
121	KS_OUTO	GPIOB30	I/O	General purpose IO
		KS_IN3	I	Keyscan input
		GPIOB29	I/O	General purpose IO
122	KS_IN3	PWM3	0	Pulse Width Modulation signal output
123	LCD_D3	SD0_D3	I/O	SDIO Data bus




		MS_D3	I/O	Memory Stick Data bus
		GPIOA23	I/O	General purpose IO
		LCD_D3	0	LCD Data bus, RGB or CPU
		Nor_A11	0	External SRAM address bus
		SD0_D2	I/O	SDIO Data bus
		MS_D2	I/O	Memory Stick Data bus
		GPIOA22	I/O	General purpose IO
		LCD_D2	0	LCD Data bus, RGB or CPU
124	LCD_D2	Nor_A10	0	External SRAM address bus
		SD0_D1	I/O	SDIO Data bus
		MS_D1	I/O	Memory Stick Data bus
		GPIOA21	I/O	General purpose IO
		LCD_D1	0	LCD Data bus, RGB or CPU
125	LCD_D1	Nor_A9	0	External SRAM address bus
		SD0_D0	I/O	SDIO Data bus
		MS_D0	I/O	Memory Stick Data bus
		GPIOA20	I/O	General purpose IO
		LCD_D0	0	LCD Data bus, RGB or CPU
126	LCD_D0	Nor_A8	0	External SRAM address bus
		I2C_SDATA	I/O	I2C data
		GPIOA31	I/O	General purpose IO
		UART1_TX	0	UART transmite
		Nor_A6	0	External SRAM address bus
127	I2C_SDATA	SPI0_MIS0	I/O	SPI MISO
		I2C_SCLK	0	I2C clock output
		GPIOA30	I/O	General purpose IO
		UART1_RX	I	UART receive
		Nor_A7	0	External SRAM address bus
128	I2C_SCLK	SPI0_SS	0	SPI SS output
129	GND	GND	GND	Ground




12 Package Drawings

12.1 ATJ2279 Package Drawings






12.2 ATJ2279B&2275B Package Drawings





12.3 ATJ2273B Package Drawings





13 Appendix

13.1 Acronym and Abbreviations

ADC: Analog-to-Digital Converter

AHB: Advanced High-Performance Bus

ALE: Address-Locked Enable
APB: Advanced Peripheral Bus

BIST: Built-in Self-Test

CLE: Command-Locked Enable CPO: System Control Coprocessor CRC: Cyclic Redundancy Check

CVBS: Composite Video Broadcasting Signal

DAC: Digital-to-Analog Converter

dB: Decibel

DC: Direct Current

DSP: Digital Signal Processing DVB: Digital Video Broadcasting

EAV: End of Active Video ECC: Error Correct Code

FIR: Fast Infrared

GPIO: General-Purpose Input/Output

I2C: Inter-Integrated Circuit

I2S: Inter-IC Sound

IR: Infrared

IrDA: Infrared Data Association

IRQ: Interrupt Request

JPEG: Joint Photographic Experts Group

Li-lon: Lithium Ion (battery type) LRADC: Low Resolution ADC

MAC: Multiplier Accumulator Control MIPS: Million Instructions per Second

MIR: Mid Infrared
MJPEG: Motion JPEG
MMC: Multimedia Card

MMU: Memory Management Unit



MLC: Multi-level Cell

MPEG: Motion Picture Expert Group

MS: Memory stick card

NTSC: National Television Standards Committee

OLED: Polymer Light-Emitting Diode

PA: Power Amplifier

PAL: Phase Alteration Line

PFM: Pulse Frequency Modulation

PLL: Phase-Locked Loop

PMU: Power Management Unit PWM: Pulse Width Modulation

RISC: Reduced Instruction Set Computing

RTC: Real-Time Clock

SAV: Start of Active Video

SD: Secure Digital memory card

SIR: Slow Infrared

SMC: State Machine Controller

SLC: Single-Level Cell SOC: System on a Chip SPEC: Specification

SPI: Serial Peripheral Interface

SPRAM: Scratch Pad RAM

SW: Software

THD: Total Harmonic Distortion
TLB: Translation Look-aside Buffer

TS: Transport Stream

UART: Universal Asynchronous Receiver Transmitter

WMA: Windows Media Audio WMV: Windows Media Video





Actions Semiconductor Co., Ltd.

Address: Bldg.15-1, NO.1, HIT Rd., Tangjia, Zhuhai, Guangdong, China

Tel: +86-756-3392353 Fax: +86-756-3392251 Post Code: 519085

http://www.actions-semi.com

Business Email: mp-sales@actions-semi.com Technical Service Email: mp-cs@actions-semi.com