
Problem 1 < Design Flow>

The following items are the steps in the cell-base design flow.

(a) DRC & LVS Verification; (b) DFT Insertion; (c) RTL Coding; (d) Place & Route; (e) Tape Out; (f) Synthesis; (g) Specification.

(6%) A. Please give the correct order of these steps.

Ans:



(4%) B. Besides taping out, which ones belong to the back-end part of the design flow?

Ans:

d.a,e

Problem 2 <Basic Concept>

(4%) A. Give one feature of SystemVerilog for design verification.

Ans:

Object-oriented programming, terz class

(3%) B. What kind of information does an SDF file give?

Ans:

-timing information

(4%) C. What is a critical path?

3 Ans:

path delay 乘长椅 path

Input+FF

FF+FF

FF+Output

(4%) D. What is setup time violation of a flip-flop?


Ans:

setup-time is the minimum time before the clocking event by which the input must be stable.

Ex setup-time violation 就是軍事 84 delay太久,無声证券
是 teq + trogic + tru < Tax.

Problem 3 < Verilog Debug and Coding>

A counter with synchronized initial value loading and up count/down count function is shown below.



(10%) The following Verilog-RTL code for the counter is not correct. Please write the correct version in the right column.

8

NI

11

```
Corrected Code
    Verilog code with bugs
                                     module counter (alk, vot. h, cut,
    module counter(clk, rst_n, cnt,
                                     Thirt, load, updown);
    init, load, updown)
   input clk, rst_n;
   output [3:0] cnt;
   input [3:0] init;
   input updown load;
                                     veg t3:0] cutewi
   wire [3:0] cnt_w;
   reg [3:0] cnt;
                                     WIRE BOJ INTVI
   reg [3:0] init;
                                     always @ (cort or Thirt or load or updown)
  always@(cnt or init)
  begin
   case({load, updown})
     2'b00: cnt w = cnt - 1'b1;
                                      2601: cut.w= cut + 1/61;
     2'b01: cnt w = cnt++;
                                     default: cut-w= cut ,
     2'b10: cnt w = init;
   endcase
 end
                                     always @ (posedge alk or negedge isty)
 always@(posedge clk or rst_n)
 begin
  if(~rst n)
    cnt <= 4'd0;
  else
    cnt <= cnt_w;
end
endmodule
```

There are totally



UGI

1%)

cor

log

le

Problem 4 Verilog Simulation>

(12%) Given the following code written with Verilog-2001, please show the outputs if this code is simulated via a Verilog simulator.


```
'timescale lns/lns
   module test;
   reg signed [7:0] x, a;
   reg [7:0] y, b;
  initial begin
  x= -8'd6; y=8'd6;
   #5 y=8'd255;
  fork
   #15 a = x >>> (-2'b1);
   #5 b = x >> (-2'b1);
   begin
   #10 y <= x;
                                                        (1)
        x <= y;
   end
 join
 #20 \times [4 +: 4] = 0;
 #5 $finish;
end
initial begin
 $monitor("%t %d %d %d %d", $time, x, y, a, b);
end
endmodule
```

Ans:


CONTRACTOR OF THE PARTY OF THE	THE RESERVE			
Stime	X	Y	a	Ь
6	Y	6	X	X
5	X	255	X	X
(0	6	231	X	1
(2	TOK	ta	X	1
20	125	£	M	1
40	13	X	ST	t
	6 5 6	0 5 0 7 W W W W W W W W W W W W W W W W W W	6 4 25 0 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5 0 5	O X ZIT X X X ZIT X X X X X X X X X X X X X X X X X X X

Problem 5 < Manually Synthesis from Verilog RTL Code>

(12%) The following block shows a procedural block of Verilog RTL code. Please draw the corresponding circuits in the bottom block. You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX in the circuit diagram.




Circuit Diagram



Problem 6 <Input Delay>

(5%) B. Please specify the input delay of the current block in the following circuit.



Ans:


tog + tal

Problem 7 < DAGON algorithm>

(12%) Perform technology mapping using the DAGON algorithm to compute a minimum-cost cover for the following subject graph using the given library.


(In Phase 1, write down the optimal costs and their corresponding gate types for each gate in the subject graph. In Phase 2, identify the minimum-cost cover.)

Subject graph:



Library:

COS	st gate type	pattern graph
2	-Do- inv	
3	nand2	
4	=Do- nand3	10-10- 10-10-
5	■Do- nand4	D-20-20-20-20-20-20-20-20-20-20-20-20-20-
4	40i21 1000	DO-DO-DO-
5	10 aoi22	B3D-D-




Problem 8 < Design for Testability>

(9%) A. Concepts of DfT. Please answer the following questions briefly.

1) Explain the meaning of "Fault Simulation".

Ans:



2) Explain the meaning of "Fault Modeling".


Ans:

抽象化表主要体的defect, 和 single stuck-at fault 用杂花本質体电缆short到以或电。 其电和 bridging fault 到是用杂花主要大电影的保镖short在一部


3) Explain the meaning of "Fault Collapsing".

Ans:

(5%) B. For the following circuits, please draw the associated circuits with full-scan with multiplexed flip-flop. Show the input and output pin added with full-scan.




Ans.




THOUT PIN: SI, SE output pin: SO

Problem 9 <Fault Simulation & ATPG>



(5%) A. Apply the D-algorithm to find out the test pattern for the "stuck-at 0" fault at net F



(5%) B. Following question (A), please perform fault simulation to decide if the test pattern(s) generated by (A) is (are) able to detect the bridging fault "G dominant F." (hint: "G dominant F" means the value of F is dominated by the value of G)

Ans:

endmodule

Ans:

