Computer-Aided VLSI System Design Midterm Examination Nov. 12, 2009

Your Name	余 孟 璘	
Student ID Number	R98943011	

Instructions

Exams: Consultation during the exam is not permitted. This is not an open book exam. The exam is to be completed in one and half hours. If you need scratch paper, just use the blank parts of these pages; show all of your work on these pages. Before you start writing, please check if you have all 14 pages of the exam.


Regrading Policy: Exams will be accepted for regrading up to two weeks after you get the graded exam. No regrades after two weeks.

Please sign the following statement upon completing this exam:

I certify that I will follow the above instructions. I have neither received nor given unpermitted aid on this examination.

Your signature	余盖珠	
****** Score R	pard (to be filled by graders)	***

	Total points	Your points
Problem 1	10	\$84.
Problem 2	15	14
Problem 3	10	5
Problem 4	12	12
Problem 5	12	1>
Problem 6	5	5
Problem 7	12	12
Problem 8	14	14
Problem 9	10	(0
Total	100	92 f



Problem 1 < Design Flow>

The following items are the steps in the cell-base design flow.

- (a) DRC & LVS Verification (b) DFT Insertion (c) RTL Coding; (d) Place & Route;
- (e) Tape Out; (f) Synthesis; (g) Specification.

(6%) A. Please give the correct order of these steps.

Ans:

6

 $g \rightarrow c \rightarrow f \rightarrow b \rightarrow d \rightarrow a \rightarrow e$


84 84

(4%) B. Besides taping out, which ones belong to the back-end part of the design flow?

Ans:

d.aie

A counter with synchronized initial value loading and up count/down count function is shown below.



(10%) The following Verilog-RTL code for the counter is not correct. Please write the correct version in the right column.

```
Verilog code with bugs
                                     Corrected Code
 module counter(clk, rst n, cnt,
                                     module counter (clk, rst_n, cnt,
 init, load, updown)
                                      init, load, updown);
 input clk, rst n;
 output [3:0] cnt;
 input [3:0] init;
input updown load;
                                    input updown, load;
wire [3:0] cnt_w;
 reg [3:0] cnt;
reg [3:0] init;
                                              不能重覆 多告 Tinput
                                      X
always@(cnt or init) (*)
begin
  case({load, updown})
    2'b00: cnt w = cnt - 1'b1;
  (2'b01: cnt w = cnt++;
                                     2/601 : crt-w = crt + 1 ;
   2'b10: cnt_w = init;
                                    2611: cnt-w= inits.
default: cnt-w= = 5
init
  endcase
end
always@(posedge clk or rst_n)
                                    always @ (posedge clk or negedge tst_n)
begin
 if(~rst_n)
   cnt <= 4'd0;
 else
   cnt <= cnt_w;
end
endmodule
There are totally
                            bugs.
```


Problem 4 < Verilog Simulation > 10 golden and design of the state of

(12%) Given the following code written with Verilog-2001, please show the outputs if this code is simulated via a Verilog simulator.

```
`timescale lns/lns
     module test;
     reg signed [7:0] x, a;
     reg [7:0] y, b;
                            00000110
                             (111 100 1
    initial begin
    x = -8'd6; y = 8'd6;
                             X= 1111-1010
5
     #5 y=8'd255;
                             Y= 1111-1111
     fork
      #15 a = x >>> (-2'b1);
      #5 b = x >> (-2'b1);
      begin
                      3
15
                         Y= 1111-1010
                         x= 1111 - 1111 (-1)
      end
     join
40 \pm 20 \times [4 +: 4] = 0;
                         0000 1111
    #5 $finish;
                                2421
   end
   initial begin
    $monitor("%t %d %d %d %d",$time, x, y, a, b);
   end
   endmodule
 ZAns:
     0
           -6
                 6
                      X
                           ×
                 755
                           X
    10
                 755
                      X
                           31
                 750
    15
    20
    40
                 250
                           31
```


Problem 5 < Manually Synthesis from Verilog RTL Code>

(12%) The following block shows a procedural block of Verilog RTL code. Please draw the corresponding circuits in the bottom block. You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX in the circuit diagram.



Problem 6 <Input Delay>

(5%) B. Please specify the input delay of the current block in the following circuit.




Ans:


Problem 7 < DAGON algorithm>

(12%) Perform technology mapping using the DAGON algorithm to compute a minimum-cost cover for the following subject graph using the given library.

(In Phase 1, write down the optimal costs and their corresponding gate types for each gate in the subject graph. In Phase 2, identify the minimum-cost cover.)







Problem 8 < Design for Testability>

(9%) A. Concepts of DfT. Please answer the following questions briefly.


1) Explain the meaning of "Fault Simulation".

Ans:

30- T test vector

看可以 detect 到哪些 fault

2) Explain the meaning of "Fault Modeling".



design (higher level)

physical circuit (lower level)

3) Explain the meaning of "Fault Collapsing".

Ans:


Reduce equivalence fault.

If some faults are caused by the same input test vector then we can choose one of the faults and reduce the others.


scan-in

scan_enable


(5%) B. For the following circuits, please draw the associated circuits with full-scan with multiplexed flip-flop. Show the input and output pin added with full-scan.



Ans.



Problem 9 < Fault Simulation & ATPG>



(5%) A. Apply the D-algorithm to find out the test pattern for the "stuck-at 0" fault at net F

Ans:

(5%) B. Following question (A), please perform fault simulation to decide if the test pattern(s) generated by (A) is (are) able to detect the bridging fault "G dominant F." (hint: "G dominant F" means the value of F is dominated by the value of G)

#