# Computer-Aided VLSI System Design Midterm Examination 2011

Name	
Student ID	
Judent id	

## **Instructions**

**Exams:** Consultation during the exam is not permitted. This is not an open book exam. The exam is to be completed in one and a half hours. If you need scratch paper, just use the blank parts of these pages; show all of your work on these pages. Before you start writing, please check if you have all 14 pages of the exam.

Regrading Policy: Exams will be accepted for regrading up to two weeks after you get the graded exam. No regrades after two weeks.

#### Please sign the following statement upon completing this exam:

I certify that I will follow the above instructions. I have neither received nor given unpermitted aids on this examination.

Your signat	ure
*******	Score Board (to be filled by graders) ************

	Total Points	Score
Problem 1	15	
Problem 2	12	
Problem 3	12	
Problem 4	15	
Problem 5	16	
Problem 6	10	
Problem 7	20	
Total	100	


# Problem 1 <Basic Concept> (15%)


Briefly explain the following terms:

- (a) What is "setup time"? (3%)
- (b) What is a "critical path"? (3%)
- (c) Compare synchronous and asynchronous reset (3%)
- (d) What is a "fault model"? (3%)
- (e) Compare full-custom based and standard-cell based designs (3%)
- (a) mm time before the clock event by which the mout
  - (11) mm the leagest path blu two register.
  - synchronous, reset to happens at on positive edge of clock
    asynchronous, reset happens on negative edge of reset.
  - (d) To represent defects abstracted logic level.
    Hotel logic behavior of defects.

#### Problem 2 <Basic Concept> (12%)

The left hand side of the table below shows some Verilog code. The top of table shows the waveform of "in" signal. Please complete the rest waveforms with respect to the "in" signal in the following table.






#### Problem 3 <Basic Concept > (12%)

Consider the following Verilog module that computes the greatest common divisor of two 16-bit unsigned integer values IN\_A and IN\_B where IN\_A  $\geq$  IN\_B. Please complete the timing diagram below as the module computes the GCD of 21 and 15. Use "xx" to indicate values that can not be determined from the information given.

```
module GCD(CLK, START, IN_A, IN_B, RESULT, DONE)
input CLK, START;
input [15:0] IN_A, IN_B;
output reg [15:0] RESULT;
output reg DONE;

reg [15:0] A, B;
always@(posedge CLK)
begin
    if (START) begin
        A <= IN_A; B <=IN_B; DONE <= 0; end
    else if (B==0) begin RESULT <= A; DONE <= 1; end
    else if (A > B) begin A <= A - B;
else B <= B-A;
end</pre>
```

#### endmodule



Problem 4 < Verilog and Testbench > (15%)

The following Verilog test initially sets A to 1, b to 0 and CLK to 0, waits 10 time units, sets CLK to 1, waits another 10 time units and then prints out the values of A, B and C.

```
module test();

reg CLK, A, B;

wire C;

assign C = ~A;
```

## // Additional Verilog code is inserted here

```
initial begin
    A = 1;
    B = 0;
    CLK = 0;
    #10
    CLK = 1;
    #10
    $display ("A = %d, B = %d, C = %d\n", A, B, C);
    #stop;
    end
endmodule
```

In these tests, a series of additional Verilog codes below substituted into the test module at the above indicated location. For each additional Verilog code, please print out the final values of A, B and C. Write "unknow" for a value if it can not be determined.

a. always @ (posedge CLK) begin a = b; b = c; end

unkn ow n: Values: A = \_\_\_\_\_\_\_, B = \_\_\_\_\_\_\_\_, C = \_\_\_\_\_\_\_\_

b. always @ (posedge CLK) begin a <= b; b <= c; end

Values: A = \_\_\_\_\_\_, B = \_\_\_\_\_\_, C = \_\_\_\_\_

c. always @ (posedge CLK) begin a = b; end
always @ (posedge CLK) begin b = c; end
whkncwh Values: A = \_\_\_\_\_\_\_, B = \_\_\_\_\_\_\_, C = \_\_\_\_\_\_.

d. always @ (posedge CLK) begin a <= b; end always @ (posedge CLK) begin b <= c; end</li>

Values: A = <u>ℂ</u> , B = <u></u> , C = <u></u>

e. always @ (posedge CLK) begin a <= b; b = c; end


Values: A = \_\_\_\_\_\_, B = \_\_\_\_\_\_\_, C = \_\_\_\_\_

(a)

clk \_\_\_\_\_\_


A \_\_\_\_

B \_\_\_\_



## Problem 6 < Timing Analysis > (10%)

Calculate the arrival time, required time, and slack at each gate output. Assume the NAND gates have delay 3ns, NOR gate 4ns, arrival times at primary inputs are 0, and required times at primary outputs are 12ns.



Please identify the critical paths (with slack less than 0).

$$\frac{x_2}{x_3} > \gamma_1 - \gamma_2 - z_1$$

# Problem 7 < Design for Testability> (20%)

A. Given one OR gate for your reference below. Answer the following questions.



 Complete the single stuck-at fault (SSF) table of two input OR gate below for the output value with stuck-at fault. And also identify the output value at Y with stuck-at fault using "\*" character (such as "1\*").

Inp	out	Fault-free Output value with stude output		th stuck-	c-at fault			
Α	В	Υ	A/0	A/1	B/0	B/1	Y/0	Y/1
0	0	0	0	1*	0	(*	6	1 *
0	1	1	1	1	0*	1	e *	1
1	1	1	I	1	1	(	0 *	1
1	0	(	0 *	1	1	1	0*	1

2. Find out the equivalent faults based on above SSF table.

AM B/1 Y/1	Afe Ife.
810 X10	

3. How many percentage of fault coverage could be achieved If the test pattern (A, B) is {(0, 1),(1, 1)}?

B. Given the circuit below, please identify the test pattern for the "stuck-at-1" fault at signal M by using D-Algorithm. The fault model is based single stuck-at fault (SSF) model.

