Computer-Aided VLSI System Design Homework 5 Report

Due Tuesday, Jan. 4, 14:00


Student ID: r10943117 Student Name: 陳昱仁


Questions and Discussion

1. Fill in the blanks


	Physical category (10%)		
Design Stage	Description	Value	
P&R	Number of DRC violation (ex: 0)	0	
	(Verify -> Verify Geometry)	•	
	Number of LVS violation (ex: 0)	0	
	(Verify -> Verify Connectivity)	U	
	Core area (um²)	105143.75	
	Die area (um²)	234901.30	
Prost-layout	Cycle time for Post levent Simulation	6.0ns	
Gate-level	Cycle time for Post-layout Simulation (ex. 10ns)		
Seimulation	(CA. TOHS)		
N/A	Follow your design in HW3?	Vos	
IN/A	(If not, write down the student ID of the designer)	Yes	

2. Attach the snapshot of CCOpt Clock Tree Debugger result, and show the routing result in the layout (10%).





3. Attach the snapshot of your final layout after adding core filler (10%).




4. Show one of the critical paths (reg2reg) after post-route optimization (5%)

			-			
Path 1: MET Setup Check with Pi Endpoint: sorter sort G r reg	sorter_so	rt_G_r_re	g_72_/CK	a odgo o	1.4	
clk'	_// (V) checked	with teading	y euge o	1_	
Beginpoint: green/Q[5]	(^) trigger	ed by leading	g edge of	'i_	
clk'						
Path Groups: {reg2reg} Analysis View: av func mode max						
Other End Arrival Time	0.298					
- Setup	0.235					
<pre>+ Phase Shift + CPPR Adjustment</pre>	6.000					
= Required Time	0.000 6.063					
- Arrival Time	5.634					
= Slack Time	0.429	0.000				
Clock Rise Edge + Source Insertion Delay		0.000 0.304				
= Beginpoint Arrival Time		9.304				
Timing Path:						
+ Pin	I Edgo	Net	Cell	Delay	Arrival I	Required
PIII	Edge	Net	Cett	Detay	Arrival Time	Time
i_clk	1 ^	i_clk	CL VDUEV16	0.004	-0.304	0.125
CTS_ccl_a_buf_00016/A CTS_ccl_a_buf_00016/Y		i_clk CTS_3	CLKBUFX16 CLKBUFX16	0.004 0.117	-0.300 -0.183	0.129 0.246
CTS_ccl_a_buf_00011/A	^	CTS_3	CLKBUFX16	0.001	-0.182	0.247
CTS_ccl_a_buf_00011/Y	Î	CTS_1	CLKBUFX16	0.177	-0.005	0.424
green/CLK green/Q[5]	^	CTS_1 a G[5]	sram_256x8 sram 256x8	0.012 1.985	0.007 1.992	0.436 2.421
green/q[5] U1850/A	^	q_0[5] q G[5]	CLKINVX1	0.002	1.992	2.421 2.423
į U1850/Y	į v	n1749	CLKINVX1	0.245	2.238	2.667
U1938/A	l v	n1749	NOR2X1	0.000	2.239	2.668
U1938/Y U1941/A		n1000 n1000	NOR2X1	0.612 0.000	2.850 2.851	3.279 3.280
U1941/Y	v	n2219	CLKINVX1	0.461	3.312	3.741
U1942/A1	į v	n2219	A022X1	0.000	3.312	3.741
U1942/Y U1943/B0	l v	n1005 n1005	A022X1 A0I21X1	0.389 0.000	3.701 3.701	4.130 4.130
U1943/Y	.	n1009	A0121X1	0.132	3.833	4.262
FE_RC_2_0/B0	j ^	n1009	OAI2BB2XL	0.000	3.833	4.262
FE_RC_2_0/Y	V	n1010	OAI2BB2XL	0.128	3.961	4.390
U1662/A0 U1662/Y	Ž	n1010 n1584	0AI21XL 0AI21XL	0.000	3.961 4.221	4.390 4.650
U1266/B0	i ^	n1584	0A21XL	0.000	4.221	4.650
U1266/Y	i ^	n2189	0A21XL	0.448	4.669	5.098
green/CLK	j ^	CTS_1	sram_256x8	0.012	0.007	0.436
green/Q[5]	1 ^	q_G[5]	sram_256x8	1.985	1.992	2.421
U1850/A U1850/Y	V	q_G[5] n1749	CLKINVX1 CLKINVX1	0.002	1.994	2.423 2.667
U1938/A	v	n1749	NOR2X1	0.000	2.239	2.668
j U1938/Y	j ^	n1000	NOR2X1	0.612	2.850	3.279
U1941/A	Ŷ	n1000	CLKINVX1	0.000	2.851	3.280
U1941/Y U1942/A1	I V	n2219 n2219	CLKINVX1 A022X1	0.000	3.312	3.741 3.741
U1942/Y	v	n1005	A022X1	0.389	3.701	4.130
U1943/B0	į v	n1005	A0I21X1	0.000	3.701	4.130
U1943/Y FE RC 2 0/B0	Â	n1009 n1009	A0I21X1 0AI2BB2XL	0.132	3.833	4.262 4.262
FE_RC_2_0/B0 FE_RC_2_0/Y	l v	n1009	OAI2BB2XL	0.128	3.833	4.390
U16627A0	į v	n1010	0AI21XL	0.000	3.961	4.390
U1662/Y	Î	n1584	0AI21XL	0.260	4.221	4.650
U1266/B0 U1266/Y	ļ	n1584 n2189	0A21XL 0A21XL	0.000	4.221	4.650 5.098
U1264/A	^	n2189	CLKINVX1	0.000	4.669	5.098
U1264/Y	į v	n2210	CLKINVX1	0.339	5.008	5.437
U1960/A	V	n2210	NAND2X2	0.000	5.008	5.437
U1960/Y U1169/A	^	n2178 n2178	NAND2X2 NOR2XL	0.200	5.208 5.208	5.637 5.637
U1169/Y	v	n2176	NOR2XL NOR2XL	0.100	5.308	5.737
j U1841/B0	į v	n2179	A0I211X1	0.000	5.308	5.737
U1841/Y	Î	n2181	A0I211X1	0.194	5.502	5.931
U2610/B0 U2610/Y	v	n2181 n876	OAI21XL OAI21XL	0.000	5.502	5.931 6.063
sorter sort G r reg 7 2		n876	DFFQX1	0.132	5.634	6.063
+						

5. Attach the snapshot of timing report for setup time with no timing violation (postroute) (5%).

etup views includ av_func_mode_max	ded:					
Setup mode	 all	+ reg2r	+ eg in2reg	-+ reg2out	+ in2out	default
TNS (1 Violating Pa		0.55 0.00 0 322	0 0.000 0		N/A N/A N/A N/A	0.000 0.000 0
DRVs -	 	Real		Tota	l	
	Nr nets(ter	ms) !	Worst Vio	Nr nets(terms)		
max_cap max_tran max fanout	0 (0) 0 (0) 0 (0) 0 (0)		0.000 0.000 0	0 (0) 0 (0) 0 (0) 0 (0)		

6. Attach the snapshot of timing report for hold time with no timing violation (postroute) (5%).



7. Attach the snapshot of DRC checking after routing (5%).

```
innovus 11> verify_drc
 *** Starting Verify DRC (MEM: 1684.4) ***
  VERIFY DRC ..... Starting Verification
VERIFY DRC ..... Initializing
VERIFY DRC ..... Deleting Existing Violations
  VERIFY DRC ..... Creating Sub-Areas
  VERIFY DRC ..... Using new threading
VERIFY DRC ..... Sub-Area: {0.000 0.000 163.200 163.200} 1 of 9
  VERIFY DRC ..... Sub-Area : 1 complete 0 Viols.
  VERIFY DRC ..... Sub-Area: {163.200 0.000 326.400 163.200} 2 of 9
VERIFY DRC ..... Sub-Area: 2 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {326.400 0.000 487.600 163.200} 3 of 9
  VERIFY DRC ..... Sub-Area : 3 complete 0 Viols.
  VERIFY DRC ..... Sub-Area: {0.000 163.200 163.200 326.400} 4 of 9 VERIFY DRC ..... Sub-Area : 4 complete 0 Viols.
  VERIFY DRC ..... Sub-Area: {163.200 163.200 326.400 326.400} 5 of 9
  VERIFY DRC ..... Sub-Area : 5 complete 0 Viols.

VERIFY DRC ..... Sub-Area: {326.400 163.200 487.600 326.400} 6 of 9

VERIFY DRC ..... Sub-Area : 6 complete 0 Viols.
  VERIFY DRC ..... Sub-Area: {0.000 326.400 163.200 481.750} 7 of 9
  VERIFY DRC ..... Sub-Area : 7 complete 0 Viols.
VERIFY DRC ..... Sub-Area: {163.200 326.400 326.400 481.750} 8 of 9
  VERIFY DRC ..... Sub-Area : 8 complete 0 Viols.
  VERIFY DRC ..... Sub-Area: {326.400 326.400 487.600 481.750} 9 of 9
  VERIFY DRC ..... Sub-Area : 9 complete 0 Viols.
  Verification Complete: 0 Viols.
 *** End Verify DRC (CPU: 0:00:00.5 ELAPSED TIME: 1.00 MEM: 1.0M) ***
```

8. Attach the snapshot of LVS checking after routing (5%).

```
******* Start: VERIFY CONNECTIVITY ******
Start Time: Thu Dec 30 22:21:19 2021

Design Name: ipdc
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (487.6000, 481.7500)

Error Limit = 1000; Warning Limit = 50
Check all nets

Begin Summary
Found no problems or warnings.
End Summary

End Time: Thu Dec 30 22:21:19 2021
Time Elapsed: 0:00:00.0

******* End: VERIFY CONNECTIVITY ******

Verification Complete: 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.1 MEM: 0.000M)
```

9. Attach the snapshot of final area result (5%).