
A. (6pts) Identify syntax and semantic errors. Correct them and put annotations. Miss one error or mistake one error will minus 1 point until 0. module \_ avalue\_multiplier (


the front of module name x

clk, // clock rst\_n, // Asynchronous reset active low valueA, valueB, valuesum No comma after last input/output

Add ; at the end input clk; input rst\_n; input [3:0] valueA; input [3:0] valueB; output [7:0] valueSum; reg [3:0] valueA\_r, valueB\_r; reg [7:0] valueSum\_r; Wire reg [7:0] valueA\_sgnExt, valueB\_sgnExt; Wire [7:0] multiply\_result; ouse"assign should use "wire" assign valueA\_sgnExt = {4{valueA\_r[3]}, valueA\_r}; assign valueB\_sgnExt = {4{valueB\_r[3]}, valueB\_r}; assign multiply\_result = valueA\_sgnExt \* valueB\_sgnExt; assign valueSum = valueSum\_r;



B. (4pts) Please show the waveform for the circuit in part A. Suppose that the signal valueSum is reset to zero in the beginning and all the syntax error and functionality are correct. Use "xx" to indicate values that cannot be determined given the provided information.





NTU GIEE Computer-Aided VLSI System Design, Fall 2020

# 2. Finite State Machine and Simulation (8pts)

```
Given a Finite-State-Machine (FSM) as below.
   module FSM (clk, rst_n, in, out_r);
   parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
  input clk, rst_n, in;
  output [1:0] out_r;
  reg [1:0] out_r, out;
  reg [1:0] state_c, state_n;
  always @(*) begin
      case(state c)
       S0: state_n = (in == 1'b0) ? S2 : S0;
     S1: state_n = (in == 1'b0) ? S0 : S3;
         S2: state_n = (in == 1'b1) ? S1 : S3;
         S3: state n = (in == 1'b1) ? S2 : S1;
     endcase
 end
 always @(posedge clk or negedge rst_n) begin
     if(~rst_n) begin
         state_c <= S0;
        out r <= 2'b00;
    end
    else begin
        state c <= state_n;
        out r <= out;
    end
end
                                S1 52
always @(*) begin
   out[1] = in ^ state_c[1]; ()
   out[0] = in & state_c[0];
end
endmodule
```

(a) (3pts) Please draw a Mealy state transition graph below for this FSM.





(b) (5pts) The FSM is included as a design under test (DUT) in the testbench. After simulation, the terminal shows the outputs. Please design a DUT and input pattern to test all the possible paths (include self-loops) based on operations of the FSM within the given period.

(You should only change the value of in on negedge clk)

**Monitor Output Response:** 

utput Respo	clk	rst_n	in	state_c	out_r
0	1	0	1	SO	00
1	0	1	1	SO	00
2	1	1		50	10
3	0	1	Ó	50	(0
4	1	1	0	S2	90
5	0	1	0	S2	00
6	1	1	0	53/	0
7	0	1	0	\$3	10
8	1	1	0	151	0
9	0	1		51	10
10	1	1	1/	S3	
11	0	1		53	
12	1	1	1	52	0
13	0	1	/1	52	0
14	1	1/		S	00
15	0	1	0	S	00
16	1	1	0	SO	00


# 3. Logic Synthesis + Blocking & Non-Blocking (12 pts)

Please draw the corresponding circuits (in the right column) according to the Verilog codes (in the left column). You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX, D Flip-Flop, Latch, Shifter, Adder, Multiplier in the circuit diagram.

(a) Verilog Code (3 pts)	Circuit Diagram
always @(*) begin	A X.
X = A + B << 2;	ADDER
Z = C   D;	B-16# P-1
$Y = (\sim Z) ? X : Q;$	DISTU Q-IV
end	1 6 D 8
(b) Verilog Code (3 pts)	Circuit Diagram
always @(posedge clk) begin	
A <= D; B <= A ~^ D; C <= ~B; D <= C ^ D;	A A D B B D D B D D B D
end	
(c) Verilog Code (3pts)	Circuit Diagram
always @(A or B or C) begin	
if (~C)	A D LATEUR D
D = A & B;	2 TLAICH V.
end	EN
	Circuit Diagram
(d) Verilog Code (3pts)	>
lways @(posedge clk) begin	
if (C)	ATI
D <= A   ~B;	000
	8-10-1
nd	T CEK

#### 4. Verilog Design (6pts)

A deign with an ALU unit and its description of functions are shown below.



Signal	Description
clk	Input clock
rst_n	Input asynchronous negative reset
data_in [7:0]	Iriput unsigned data
accum [7:0]	Result from ALU
data_out [7:0]	Output unsigned data (positive clock edge triggered)
opcode [1:0]	Input operation control signals

opcode	ALU operation
2'b00	A+B
2'b01	A-B
2'b10	A XOR B
2'b11	A NOR B

(6pts) Please complete the Verilog code of this counter (you don't have to consider overflow in this design).

module alu\_design (clk, rst\_n, opcode, data\_in, data\_out);

## I/O & Reg/Wire Declaration (1pt)

input clk, rst\_n;

input [1:0] opcode;

input [7:0] data\_in;

output [7:0] data\_out;

// You can declare new signals here if you need

reg [1:0] accum; reg [1:0] data-out;

# Combinational Logic for the Counter (3pte) always @ (\*) begin (ASE (opcode) 2'boo: accum = data\_in + data\_out; 2'bol: accum = data\_in - data\_out; 2'blo: accum = data\_in data\_out; 2'blo: accum = data\_in data\_out;

endcase

end

### Sequential Logic for the Counter (2pts)

always @ (posedge clk or regedge rst\_N begin

if (!rst-n) hegin

data\_out <= 8'box

end else begin

data\_ont <= accum;

end


end

endmodule

#### 5. Formal Verification (9pts)

Consider 3 assertions and 4 patterns below. Please identify the patterns which are violated for each assertion.

- (a) assert\_0: assert property (@(posedge clk) ((GritB && |Busy))
- (b) assert\_1: assert property (@(posedge clk) GntA && |GntB |-> ##[0:2] Busy)
- (c) assert\_2: assert property (@(posedge clk) GntA || GntB |=> Busy)




(9 pts) Fill in Pass/Fail in each block.

	Pattern1	Pattern2	Pattern3	Pattern4
(a)	Pass	Fail	Pass	Fail
(b)	Pass	PASS/	Fail	Pass
(c)	PASS	Fail	Fail	Fail

# 6. Timing path & Setup/hold time (22pts)

Consider the circuit and the delay information below. Answer the following questions



A. (5pts) List all timing paths. How many timing paths in total? (e.g. A -> S1/D)

$$A \rightarrow S2/D$$

$$S2/Clk \rightarrow C$$

$$S2/Clk \rightarrow S2/D$$

$$B \rightarrow S1/D$$

$$S1/Clk \rightarrow S2/D$$


$$S1/Clk \rightarrow S3/D$$

$$S3/Clk \rightarrow S3/D$$

$$S3/Clk \rightarrow S2/D$$

$$S3/clk \rightarrow S2/D$$

#### B. Setup/Hold time constraint



Following the circuit in 6.A. The registers' timing diagrams are shown above.  $T_{co}$  = 0.5ns, and  $T_{clk}$  = 0.3ns are the same for every register. Assuming that  $T_{setup}$ (Setup Time) = 0.4ns,  $T_{hold}$  (Hold Time) = 0.1ns, and  $D_A = D_B = D_C = 1.5ns$ . The circuit operates at the clock frequency of 125MHz.

B1. (5pts) Check that whether there are setup time violations or not by showing if the related inequalities for all timing paths are satisfied. If setup

time violation(s) occur, identify the violated path(s).

No setup-time violation U GIEE Computer-Aided VLSI System Design, Fall 2020 12/21


showing if the related inequalities for all timing paths are satisfied. If hold time violation(s) occur, idenţify the violated path(s). (Met) A - 32/5: 0,3+0,1 < 1,5+3 (Het) B → 3/6: 0.3 to.1 < 1.5 (Met) 5/4 - C: -1,5 < 0,3+0,5+1.5 (Met) Suk - 5%: 0,3 to,1 < 0,3 to,5 + 1,5 to,5 +3 (Mot) S/ : 0,3 +0,1 < 0,3 +0,5 +0,5 +0,5 +3 (Met) 3/2 > 3/2:0,3+0.1 < 0.3 +0.5 +0.5 (Mot) 53/4 - 13/6:0,3 to, 1 < 0,3 to,5 + 0,2 to,5. = No hold (Mot) 3/2 - 3/6: 0,3 to. 1 < 0,3 to. 5 to. 5 to. 5 to. 5 to. 5 to. B3. (7pts) Assuming that there is time skew between Toks and other Toks, the relationship between those parameters is: Taks = Taki + 0.1\*Clk\_cycle, where i = 1, 2. Take, Take, and other conditions are the same as A2. Explain if there are timing violations in this circuit. If yes, identify the violated path(s). (c/k); (c/k2= Setup time: (Met) S/ak -> 53/2 : 8 + 1.1 -0.4 > 0.3 +0.5 + 1 (Mot) 53/01x -> 53/0 : 8 + 1-1-0.4 > 1-1+0.5 +0.5+1 (Violated) 3/2k -> 5/2: 8+0,3-0,4>1,1+0,5+0,5+1+1+4=17,9> = S3/c/k > 52/0 has setup time violation hold time: (Met) S/ak ->53/6 = 1.1 to. | < 0,3 tas to. 5 (Met) 3/4k + 53/6 = 1.1 toil < 1.1 + 0.5 toi2 toi5 (Mut) System Design, Fall 2020

NTU GIEE Computer-Aided VLSI System Design, Fall 2020 No hold time violation

B2. (5pts) Check that whether there are hold time violations or not by

#### 7. Slack graph (8pts)

The figure below shows a combinational circuit with primary inputs. The delay of each input is 0.3ns and the delay of every gate is given on the gate (unit: ns). Assume the wire is ideal (no delay).



C1. (5pts) Given the required time for all outputs are 5.0ns, fill the blanks on the form with corresponding arrival time, required time, and slack of every node.

THE TOTTH WIT			
AT = Arrival	Time, RT	= Require	d Time.

	Time, RT = R		(3)	(4)	(5)
Node	(1)	(2)	(3)		
AT (ns)	0.3	0,3	0.3	0.3	0.6
RT (ns)	1.4	0,4	0,7	3.5	0,7
Slack (ns)		0,1	0,4	3.2	(10)
Node	(6)	(7)	(8)	(9)	(10)
AT (ns)	1.7	2.4	2.7	4.9	4.2
RT (ns)	2.5	2,5	3.5	5,0	5,0
lack (ns)	0,87	0.	0.8	0.1	0,8


C2. (3pts) Please indicate the critical path and show its slack values.

14/21

NTU GIEE Computer-Aided VLSI System Design, Fall 2020

# 8. Synthesis (33pts)


 Please explain why synthesis is <u>constraint-driven</u> and what is the meaning of the <u>tradeoff between area and speed</u> according to the following image. (2pts)




Constraint-driven代表由designer决定希望得到较好aren/timing或power的performance而在sdc或包播中下相对應的指令Cunstaint奔針对aren/power/fiming 進行優化。 B 若希望 timing tast 則 aren 勢必有所幾性而變大

2. Why we preferred the architecture on the right hand side instead of left 我 性 phand side design in clock gating? (2pt)


(speed)



3. Please explain why should we consider <u>PVT condition</u> when synthesis (1pt) and what does PVT stand for? (1pt)



4. What is the problem we may encounter when performing logic synthesis for the following circuit? (1pt) and how to avoid this situation? (1pt)




5. In synthesis stage for low power circuit design, we will use the following command to include both HVT (high-threshold voltage) and RVT (regularthreshold voltage) cells, please explain the advantage for this process. (2pts)

set\_target\_library "rvt.db hvt.db"

HVT: Let non-critical path to save power RVT: Let critical path to improve timing

16/21

 In a hierarchical design, submodules are sometimes referenced by more than one cell instance. What method is required to solve this situation? (1pt)
 And what is the effect after applying this method? (1pt)



uniquity:特reference到同一個submedule例cell instance 分開,當作是不同的submodule處理 能對於timing area 各值進行優任得到更好結果 但會執行 且能保留其hierarchy (performance)

7. Please explain the difference between <u>RTL Level Netlist</u> and <u>Gate Level</u>
<u>Netlist</u>. (1pt)

8. Please explain why we should add the following code into the testbench when performing gate level simulation. (1pt)

\$sdf\_annotate ("SDF\_FILE\_NAME", top\_module\_instance\_name);

否则 執行 gate-level simulation 時會使用 cell\_model (tsmcl3.)
befault 的 timing delay 而要改銷沒
Sdf 程定義 cell /gate 的 timing delay 用率做 simulation 才正新

9. Why the synthesis report shows register with <u>latch</u> type when loading design? (1pt) and please also explain how to avoid this situation. (1pt)

Register Name	ISO EXPIAITI	Width	Bus	MB	AK I	=====	====	====	1 4
reg_B_reg	Latch	8	Y	N	Y	N	N I	N	N
reg_ins_reg alu_out_reg	Flip-flop   Flip-flop   Flip-flop	1 8	Y	N	I Y	NI	N	N	IN

reg_A_reg   r	110-1104		
=======================================		一人 北 情 治 /	自在例
to combinational v	wt + 的 ny- B 的	nest slale II X	Dt 1 1 1
方信识了样。	Cine to 181 to ity	1 6V 14 TH	= b ranch
为用人下自己:	力に近人とい	1 1	4 11. t h
未定款 改进,	外不从	就给 default 1	直,例知:ng-B-W
Jolation : 在 Combinat	imal part - 17 20	12 1 1 1 1 1 1 1 1 E	Freg-B-r
双并所有 it-els	e branch 1/2 Case 9.	5 T de aut 15,	
空流的有りかい	h /	sees the timing cons	traints for

10. Synopsys Design Constraints File (.sdc) specifies the timing constraints for synthesis. Please write the commands might be included in the .sdc file to meet the following specification. (10pts, 1pt for each)

- A. This design is an ALU with clock port i\_clk with 200 MHz operating frequency (1%)
- B. All flip-flops should meet the hold-time constraints (1%)
- C. Clock tree synthesis will be built in the place and route stage, so the clock network cannot be re-buffered (1%)
- D. Clock tree synthesis will be built in the place and route stage, so the clock network is considered with no delay (1%)
- E. The input delay is considered as 0.1\*clock\_cycle (1%)
- F. The output delay is considered as 0.1\*clock\_cycle (1%)
- G. The operating condition for synthesis should include both slow and fast library for max and min condition (1%)
- H. The clock latency is considered as 0.05\*clock\_cycle (1%)
- The clock transition is considered as 0.01\*clock\_cycle (1%)
- The clock skew and jitter are considered as 0.1 ns and 0.2ns, respectively (1%)

These are only example commands you may use, please choose the correct ones and modify them to meet the abovementioned specification. (you do not have to consider the commands for including library)

- 1. set period 10.0
- set\_operating\_conditions -max\_library slow -max slow
- create\_clock -name clk -period 10.0

18/21

-Y;

```
4. set_dont_touch_network [get_clocks clk]
```

set\_ideal\_network [get\_clocks clk]

set\_fix\_hold [get\_clocks clk]

set\_clock\_latency 0.5 [get\_clocks clk]

8. set\_clock\_transition 0.1 [get\_clocks clk]

9. set\_max\_transition 0.1

10. set\_input\_delay 0.5 -clock clk [all\_inputs]

11. set\_output\_delay 0.5 -clock clk [all\_outputs]

12. set\_clock\_uncertainty 0.1 [get\_ports clk]

13. set\_load 1 [all\_outputs]

14. set\_drive 1 [all\_inputs]

15. set\_false\_path -from {A} -through {C} -to {OUT}

16. set\_max\_delay 1 from [all\_inputs] -to [all\_outputs]

A create-clock -name i-clk -period 5.0

B, set-fix-hold [get-clocks i-clk]

C. set\_dont-touch-network [get-clocks i-clk)

D. set\_ideal\_network [get-clocks i-clk]

F. set\_input-delay 0.5 -clock i-clk tall-inputs)

F. set\_output\_delay a.s. -clock i-clk [all\_outputs]

G. set-operating-unditions max-library slow max slow min-library text
-min fast

H. set\_clock-latency ox Get\_clocks i-clk)

I. set-clock-transition 0.05 Get-clocks i-clk]

J. set\_clock\_uncertainty 0.3 Get\_clocks i-clk)

11. Two situations are considered for clock uncertainty: clock skew and clock jitter. Please explain the definition of <u>clock skew</u> (1pt) and <u>clock jitter</u> (1pt).

skew: (On-Chip) spatial variation of the arrival time of clock (不同 FF 間 clock 的 arrival time 可能存差美)
jitter: (Off-Chip) temporal variation of a clock-period in the same
flip-Plop (同-FF 的 cycle time 可能有差美)

19/21

NTU GIEE Computer-Aided VLSI System Design, Fall 2020

- 12. Please read the area synthesis report below and answer the related questions:
  - a. How to fix the undefined interconnect area? (1pt)
  - b. If Macro/Black Box area is not zero, what might be indicated? (1pt)
  - c. In cell-based IC design flow, we will mainly focus on total cell area instead of total area, please explain why. (1pt)

```
3 Report : area
  5 Design : ALU
5 Version: N-2017.09-SP2
6 Date : Fri Now 13 12:55:25 2026
  9 Library(s) Used:
        typical (File: /home/raid7_2/course/cvad/CBCK_IC_Com
13 Number of ports:
14 Number of nets:
                                                 204
 15 Number of cells:
                                                 104
 16 Number of combinational cells:
17 Number of sequential cells:
18 Number of macros/black boxes:
19 Number of buf/inv:
20 Number of references:
                                        577.702419
22 Combinational area:
                                          37.342799
23 Buf/Inv area:
                                         903.016769
24 Noncombinational area:
                                           0.000000
25 Macro/Black Box area:
26 Net Interconnect area: undefined
                                         1880.719188
28 Total cell area:
                                 undefined
29 Total area:
```

a use "set-vire-load-model" to the at net /wire B) area b. 有使用 external IP, 例如 SKAM C、在合成階段所估計的 net Ama area 相當不幸確 因此只先考慮 ttl cell area

13. When performing timing analysis with the following command, if there are only two paths in the timing report *Design.timing* shown as the following table, please indicate which path is the critical path (1pt) and explain why. (1pt)

report\_timing -path full -delay max > Design.timing

Path1			Path2-		
Startpoint: Y[0] (input port Endpoint: F8_A[11] (output po Path Group: clk Path Type: max			Startpoint: Y[1] (input port of Endpoint: FB_A[18] (output port Path Group: clk Path Type: max	locked b	y clk) ed by clk)
Point	Incr	Path	Point	Iner	Peth
clock clk (rise edge) clock network delay (ideal) input external delay Y[0] (in) U622/Y (CLKINYX1) U621/Y (PXIZX1) U423/Y (ANDZX1) U293/CO (ADDFXL) U293/CO (ADDFXL) U430/Y (ANDZX1) U426/Y (ANDZX1) U427/Y (XNZX1) U701/Y (MXIZX1) U701/Y (MX	8.80 9.50 5.00 9.00 9.21 9.31 9.21 9.18 9.15 9.74 9.60 19.00 9.50 -0.18 -0.50	8.89 8.50 5.50 f 5.50 f 5.54 r 5.63 f 5.84 f 6.19 f 6.79 f 6.97 f 7.12 f 7.12 f 7.66 r 8.41 f 8.41 f 8.41 f 8.41 f 8.41 s 9.90 9.90 9.90	clock clk (rise edge) clock network delay (ideal) input external delay Y[1] (in) U528/Y (CLXINVXI) U519/Y (MXIXI) U293/CO (ADDFXL) U294/CO (ADDFXL) U294/CO (ADDFXL) U438/Y (ANDIXI) U429/Y (MXIXI) U438/Y (MXIXI) U792/Y (MXIXI) U792/Y (MXIXI) Clock clk (rise edge) clock clk (rise edge) clock network delay (ideal) clock uncertainty output external delay data required time data required time data arrival time data arrival time	9.00 8.00 8.04 8.12 8.61 6.33 8.19 8.16 6.56 6.75 8.00	
data required time		9.90	slack (MET)		1.64
slack (MET)		1.49			

Path 1 is critical path

Since slack = required time - arrival time
slack 数小代表 timing 越聚 = 1.49 < 1.64

= Path 1 is critical path