
1. < Code Debugging and Simulation > (10pts)

A. (5pts) Identify syntax error, correct, and explain: 0.5pts for each. Identify inappropriate code (or semantics error), correct, and explain: 0.5pts for each.

```
module(2%shifter (out,clk, rst, in1, in2)(;) (沒分号)
          一不能數字開頭
input clk, rst;
input [15:0] in1;
 input [2:0] in2;
output [15:0] out;
reg[15:0] shift;
assign shift = in1 >> in2;
 /* variable shifter 🦖
always @(posedge clk and posedge rst)
if(Xrst) out / =
              16'd0;
else
     out \ = shift;
           <= (non-blocking)
end
endmodule) | endmodule)
```

B. (5pts) Finish the waveform below based on the circuit in part A. Note that you should use the decimal number representation to answer (such as 16'd0). Use "xx" to indicate values that cannot be determined from the information given.



NTU GIEE Computer-Aided VLSI System Design, Fall 16

# 2. < Logic Synthesis + Blocking & Non-Blocking > (10pts)

In the following table, the left column show some pieces of Verilog RTL code. Please draw the corresponding circuits in the right column. You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX, D Flip-Flop, Latch in the circuit diagram.


(a) Verilog Code (2pts)	Circuit Diagram
always @(*) begin	
X = A&B	$C \rightarrow D - Y$
Y = X^C;	A
end	
	LX
(b) Verilog Code (2pts)	Circuit Diagram
always @(posedge clk)	
begin	
A <= D;	
B <= A ^ D;	
C <= B;	clk-+2 F2 F2
D <= C ^ D;	
end	
(-) \( (-) =	Circuit Diagram
(c) Verilog Code (3pts)	Circuit Diagram
always@(A or B or C )	
begin	4 -
if (C)	B-D-
D = A & B;	
end	C > /
(d) Verilog Code (3pts)	Circuit Diagram
always@( posedge clk)	c
begin	A ~ ~ A
if (C)	B-L-D
D <= A & B;	
end	
	\ ak - P

#### 3. < Finite State Machine and Simulation > (10pts)

Given below is a Finite-State-Machine (FSM).

```
module FSM (clk, rst, in, out_r);
parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
input clk, rst, in;
output [1:0] out_r;
reg [1:0] out r, out;
reg [1:0] current_state, next_state;
// Next State Logic
always@(*) begin
    case(current_state)
    S0: next state = (in == 1'b0)? S0: S2:
    S1: next_state = (in == 1'b0)? S0 : S2;
    S2: next_state = (in == 1'b0)? S1 : S3;
    S3: next_state = (in == 1'b0)? S1 : S3;
    default: next_state = 2'b00;
    endcase
end
// Current State Memory & Output Register
always@(posedge clk or posedge rst)
begin
    if(rst) begin
       current_state <= 0;
       out_r <= 0;
    end
    else begin
       current_state <= next_state;</pre>
       out r <= out;
                         01 4 /x0 = 0
   end
end
// Output Logic
                         C) XOT
always@(*) begin
   out[1] = in ^ current state[0];
   out[0] = in ^ current_state[0] ^ current_state[1];
end
endmodule
```

(a) (5pts) Please draw a state transition graph below for this FSM.



(b) (5pts) We have put this module in our testbench as a Design-Under-Test (DUT). After the simulation, the command window has printed response from monitor. Please finish the output results below based on this FSM and given information.

```
`timescale 1ns/1ns

module testbench;
reg clk, rst;
reg in;
wire [1:0] out;

FSM DUT(.clk(clk), .rst(rst), .in(in), .out_r(out));


// APPLY STIMULUS
$monitor("%t %b %b %b %b", $time, clk, rst, in, out);
endmodule
```

#### **Monitor Output Response:**

Time	clk	reset	in	out	
0	0	0	0	xx	
1	1	1	0	00	50
2	0	0	1	00	So
3	1	0	1	7 1	23
4	0	0	1	11	52
5	1	0	1	10	S3
6	0	0	1	10	८३
7	1	0	1	0 1	S 3
8	0	0	0	0	53
9	1	0	0	10	S١
10	0	0	1	1 0	sx
11	1	0	1	00	دs کا
12	0	0	0	00/	52
13	1	0	0	0/	ر2
14	0	0	0 \	<u>41</u>	51
15	1	0	0	11	22
16	0	0	0	11	ه ک


# 4. < Important Timing Parameters > (15pts)

Suppose that the timing characteristics of the flip-flops in the circuit are the same. Their timing diagrams and parameters can be described as follows:



 $T_1=0.2$ ns  $T_2=0.3$ ns

The circuit below operates at the clock frequency of **250MHz**. Suppose that the rise, fall, and turn-off delays for each combinational element are the same.



(a) (3pts) Write the timing inequality for setup time and hold time.

Tsetup < Togcle - Tog - Tingic Tsetup < 0.5 ns


Togcle = 
$$\frac{1000}{255}$$
 ns = 4ns Tog = Ti+Tz = 0.5 ns Tingic = 2+ 1 = 3 ns

Thold < Tog.od + Tingic.cd


Tog.od = 71 = 0.2 ns. Tingic.cd = 0.5 ns

(b) (2pts) If  $T_{\text{setup}}$  (Setup Time) = 1ns  $T_{\text{hold}}$  (Hold Time) = 1ns

Are there setup time and hold time violations in this circuit? Use the timing inequalities in (a) for setup/hold time at the clock frequency to check them.




(c) (5pts) Followed by part (b), if there are setup/hold time violations in this circuit, how to perform "retiming" to solve these issues? Suppose that all of combinational elements cannot be further separated. Please draw your circuit and write the timing inequalities of the modified circuits after retiming.



(d) (5pts) If there is clock skew in this circuit, as shown in bellow. Please write the timing inequality for setup time and hold time at the clock frequency of 200MHz without any timing violation.

2ns



### 5. < Synthesis Issues > (30pts)

#### A. < Important files related to Design Compiler >

Please explain the <u>meaning</u> of the following terminologies and <u>where to use</u> them:

- (a) (2pts) Technology library (e.g. slow.db/fast.db)
- (b) (2pts) Standard Delay File (e.g: CHIP\_syn.sdf)
- (c) (2pts) tsmc13.v
- a. Conditions used in DC.
- b. Timing information of synthesized gate-level code.

  output of synthesis.
- C. 跑 gate-level模擬時的製程參數.

# B. < Synopsys Design Constraints File(SDC) >

Please explain the <u>meaning</u> of the following command and <u>why we use</u> them in Design Compiler:

- (a) (2pts) set\_dont\_touch\_network [get\_clocks\_clk] set\_ideal\_network [get\_ports clk]
- (b) (2pts) set\_clock\_uncertainty 0.1 [get\_clocks clk]
- a.在 multiple module instance 時用 別改變設計. b.

# C. (3pts) < STA & Post-sim >

If we specify the clock to be 5.0ns during synthesis, the timing report shows that the constraints has been **met**. However, the gate-level simulation passed at 4.0ns with one set of test data. Is this possible? Why or why not?

有可能. 因為 synthesis 時是看 citical path, constraints net 代表 critical path 遇了5 ns.所以在模擬時.若是跑 other: path 有可能到4 ns.

#### D. < Area Report >

The following figure is the area report after synthesis.

- (a) (2pts) It sometimes shows "undefined" in total area. Please <u>explain</u> it and describe <u>how to fix</u> it.
- (b) Followed by part(a),
  - (2pts) In cell-based IC design flow, we will focus on total cell area instead of total area, please explain why.
  - II. (4pts) The total cell area will be underestimated in this situation. Please briefly explain why.
- (c) (3pts) With the same RTL code, if we reduce the clock cycle, what part in the report will increase? Please briefly explain why.

a.沒吃到製程餐數. 所以沒有wire ... 的面積. (tsm c 13. V)
一切入參數

b.1.線不佔面積(河以重疊)

11.

C. Combiational area @ increase.

因為為3達到 dock cycle. DC會用更大的 legic gate.

#### E. < External IP issue >

If there's a memory module in DUT, and we generate several files from Memory Generator. Such as rom\_1024x4\_t13\_slow\_syn.db, rom\_1024x4\_t13.v.

(a) (2pts) Please explain what's the purpose of these files and what will happen if we don't have these files.

© rom cell 的 worst case,沒辦法模擬也完整結果 ②.rom 在 T13的製程參數.無法模擬。

(b) (2pts) Please modify Design Compiler setting file .synopsys\_dc.setup as shown below. (JUST NEED TO POINT OUT WHERE TO MODIFY)

set search\_path "Your\_path/CBDK\_TSMC013\_Arm/CIC/SynopsysDC \$search\_path "
set target\_library "slow.db fast.db"
set link\_library " \* \$target\_library dw\_foundation.db"
set symbol library "tsmc13.sdb generic.sdb"
set synthetic\_library "dw\_foundation.sldb"
"""


(c) (2pts) Should we synthesis rom\_1024x4\_t13.v with DUT.v ? Please explain why.

No. 記憶体有專門在設計的.自己台會不能達到 最好的效果.

# 6. < Timing Analysis > (10pts)

Calculate the arrival time, required time, and slack at each gate output, and find a critical path from primary input to primary output. Assume the delays of NAND gates and NOR gates are 4ns and 3ns, respectively. The arrival time at primary inputs is 0ns and the required time at primary outputs is 14ns.






			1240			
X1: Arrival_	0	; Required _	à	_; Slack _	à	
X2: Arrival _	0	; Required _	٦`	_; Slack _	1	
X3: Arrival _	0	; Required _	-1	; Slack _	-1	
Y1: Arrival _	3	; Required _	2	_; Slack _	1	
Y2: Arrival _	1	; Required _	6	_; Slack _	-1	
Y3: Arrival _	6	; Required _	6	_; Slack _	0	
Y4: Arrival _	- [1	; Required _	10	_; Slack _	-1	
Z1: Arrival _	14	; Required _	14	_; Slack _	0	
Z2: Arrival _	15	; Required _	14	_; Slack _	-	
Critical path:						
		X2 >_	. Y	Y2 - Y2	- 7 2	
		X <sub>3</sub>		·- ·T		

# 7. < Design for Testability > (15pts)


(a) (5pts) Given one OR gate for your reference below. Answer the following questions.



Complete the single stuck-at-fault (SSF) table of two-input OR gate below for the output value with SSF. By signal/logic\_value we mean single stuck-at-logic\_value fault on signal, e.g. A/O means stuck-at-0 fault on signal A. Please also mark the output value at Y differing from fault free one with "\*" character (such as "1\*").

Input		Fault-free Output	Output Value on Y with SSF					
Α	В	Υ	A/0	A/1	B/0	B/1	Y/0	Y/1
0	0	0	0	1*	0	1*	0	1*
0	1	1	1	/	0*	1	0*	1
1	0	1	0*	1	1	1	0*	1
1	1	1	1	11	1	1	0*	/

(2) (10pts) Given the circuit below, please generate one test pattern to detect the faults given as below. You may use D-Algorithm to generate the pattern. Please write down your pattern in the form of {abc}, e.g. {01X}, where X is don't-care bit.



### 1. (5pts) Z s-a-1

# 2. (5pts) M s-a-1

Activation: M = 0 -> (A. n.) = (1.1) -(A.B) = (1.0)

propagation:  $\Lambda_2 = 0 \rightarrow C = 0$   $\Rightarrow \{A.B.CJ = \{1.0.03\} \neq$ 

#### **DUT**

```
module DUT( clk, rst, in_en, A, B, O_ready, O);
   input
                 clk;
  input
                 rst;
   input
                 in_en;
  input [1:0] A;
  input [1:0] B;
  output
                O_ready;
  output [3:0] O;
              O_ready, O_ready_nxt;
   reg
  reg [3:0] O;
  reg [3:0] A_sqr, A_sqr_nxt;
  reg [3:0] B_sqr, B_sqr_nxt;
always@(*) begin
  A_sqr_nxt = A*A;
  B_sqr_nxt = B*B;
  if(in_en)
     O_ready_nxt = 1'b1;
  else
     O_{ready_nxt} = 1'b0;
    O = A_sqr + B_sqr;
end
always@(posedge clk or posedge rst) begin
  if(rst) begin
    A_sqr <= 2'd0;
     B_sqr \le 2'd0;
    O_ready <= 1'b0;
  end
  else begin
    A_sqr <= A_sqr_nxt;
    B_sqr <= B_sqr_nxt;
    O_ready <= O_ready_nxt;
  end
end
 ماسممطیبام
```

```
initial begin
  clk
               = 1'b0;
  rst
               = 1'b0;
               = 1'b0;
  in_en
               = 0;
  exp_num
                = 0;
  err
  over
                = 0;
end
always #(`CYCLE/2) clk = ~clk;
// data input
initial begin
  @(negedge clk) rst = 1'b1;
  #(`CYCLE);
              rst = 1'b0;
  @(negedge clk) i=0;
  while (i <= N_PAT) begin
     in_en = 1'b1;
            = in_mem[i][3:2];
            = in_mem[i][1:0];
     i = i + 1;
     @(negedge clk);
  end
end
// result compare
always @(negedge clk) begin
  O_exp = exp_mem[exp_num];
  if(O_ready) begin
     if(O != O_exp) begin
       $display("ERROR at %5d:O %4h !=O_exp %4h " ,exp_num, O, O_exp);
       err = err + 1;
     end
     exp_num = exp_num + 1;
  if(exp_num == N_EXP) over = 1;
end
```

```
initial begin
 #(`CYCLE * `End CYCLE);
 $display("-----\n");
 $display("Error!!! Somethings' wrong with your code ...!\n");
 $display("------\n");
 $display("----\n");
 $finish;
end
initial begin
  @(posedge over)
  if((over) && (exp_num!='d0)) begin
   $display("-----\n");
    if (err == 0) begin
     $display("All data have been generated successfully!\n");
     $display("-----\n");
   end
   else begin
     $display("There are %d errors!\n", err);
     $display("-----\n");
    end
  end
  #(`CYCLE/2); $finish;
end
endmodule
```

Synopsys Design Constraints (SDC)

set cycle 2.0 create\_clock -name clk -period \$cycle [get\_ports clk] set\_fix\_hold [get\_clocks clk] set\_dont\_touch\_network [get\_clocks clk] [get\_ports clk] set\_ideal\_network set\_clock\_uncertainty 0.1 [get\_clocks clk] 0.5 [get\_clocks clk] set\_clock\_latency set\_max\_fanout 6 [all\_inputs] set\_operating\_conditions -min\_library fast -min fast -max\_library slow -max slow [all inputs] 1 set\_drive [all outputs] 1 set load set\_input\_delay 0.1 -clock clk [remove\_from\_collection [all\_inputs] [get\_ports clk]] set\_output\_delay 0.1 -clock clk [all\_outputs] set\_wire\_load\_model -name tsmc13\_wl10 -library slow

(a) (5pts) Please explain what message might show in terminal and why?

set up violation.

1): input delay & output delay are 100

(b) (5pts) If we can modify the SDC file, please explain what's wrong in it and how to fix it.

set-input-delong toycle/2

(c) (5pts) If we can only modify RTL code in DUT module, please describe what's wrong and how to fix it. (YOU DON'T NEED TO WRITE MODIFIED CODE)



Synopsys Design Constraints (SDC	opsys Des	ign Constr	aints (SDC)
----------------------------------	-----------	------------	-------------

ynopsys Design Constraints (SDC)					
set cycle 2.0					
create_clock -name clk -period \$cycle [get_ports clk]					
set_fix_hold [get_clocks clk]					
set_dont_touch_network [get_clocks clk]					
set_ideal_network [get_ports clk]					
set_clock_uncertainty 0.1 [get_clocks clk]					
set_clock_latency 0.5 [get_clocks clk]					
set_max_fanout 6 [all_inputs]					
set_operating_conditions -min_library fast -min fast -max_library slow -max slow					
set_drive 1 [all_inputs]					
set_load 1 [all_outputs]					
set_input_delay 0.1 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]					
set_output_delay 0.1 -clock clk [all_outputs]					
set_wire_load_model -name tsmc13_wl10 -library slow					
(a) (5nts) Please explain what message might show in terminal and why?					

(a) (5pts) Please explain what message might show in terminal and why?

```
Fror!!! Somethings wrong with your code ...!
```

(b) (5pts) If we can modify the SDC file, please explain what's wrong in it and how to fix it.

```
把 clock cycle constraint 調高 (調鬆)
```

(c) (5pts) If we can only modify RTL code in DUT module, please describe what's wrong and how to fix it. (YOU DON'T NEED TO WRITE MODIFIED CODE)

Widing and now to fix it. (100 Det. 1 to 12 to 10 to 1	

# 3onus!! < STA & Post-sim inconsistent issue > (15pts)

The following is the RTL code from testbench (tb) and Design Under Test (DUT) module. The RTL simulation with those files already passed. However, if we use the SDC (Synopsys Design Constraints) file shown below, the timing report shows that the constraints is **met**, but the post-sim will fail.

# Testbench (tb)

```
`timescale 1ns/10ps
'define CYCLE 2.0
`define SDFFILE "./DUT_syn.sdf"
'define End CYCLE 100
`define PAT "./pattern.dat"
'define EXP "./golden.dat"
module tb;
parameter N EXP = 10;
parameter N_PAT = N_EXP;
integer
              i, exp_num, err;
reg
              over;
       [3:0] in_mem [0:N_PAT-1];
reg
       [3:0] exp_mem [0:N_EXP-1];
reg
              clk;
reg
reg
              rst;
reg
              in en;
reg
       [1:0] A, B;
wire
              O_ready;
wire
      [3:0]
             0;
      [3:0]
reg
            O exp;
DUT DUT( .clk(clk), .rst(rst), .in_en(in_en), .A(A), .B(B), .O_ready(O_ready), .O(O));
initial $sdf_annotate(`SDFFILE, DUT);
initial $readmemh(`PAT, in_mem);
initial $readmemh(`EXP, exp_mem);
```