Computer-Aided VLSI System Design Midterm Examination 2019. 11. 21

Name	吴牧庭	<u> </u>
Student ID	R08943094	

Instructions

This is a <u>CLOSED</u> book exam. The exam is to be completed in **180** minutes. If you need scratch paper, just use the blank parts of these pages; show all of your work on these pages. Before you start writing, please check if you have all **18** pages of the exam. Note that your raw score of this exam will be normalized to 100 points.

Score Board (to be filled by TAs)

	Points	Score		Points	Score
Problem 1	10	6	Problem 6	20	17
Problem 2	10	10	Problem 7	7	6
Problem 3	10	(D	Problem 8	35	30+1
Problem 4	10	ſο			
Problem 5	3	3	Total	105	92+

1. (10pts) Code Debugging and Simulation

A. (6pts) Identify syntax and semantic errors. Correct them and put annotations. Miss one error or mistake one error will minus 1 point until 0. module 2 value multiplier (connect contain whate spice //Clock // clk, rst_n, // Asynchronous reset active low valueA, valueB, Commo valueSum); comicolou input clk; input rst_n; input [3:0] valueA; input [3:0] valueB; reg [3:0] valueA_r, valueB r; reg [7:0] valueSum_r; (reg)[7:0] valueA_sgnExt, valueB_sgnExt; output wire [7:0] valueSum; wire [7:0] multiply_result: assign valueA_sgnExt = {4{valueA_r[3]}, valueA_r}; assign valueB_sgnExt = {4{valueB_r[3]}, valueB_r};



```
assign multiply_result = valueA_sgnExt * valueB_sgnExt;
assign valueSum = valueSum_r;

always@ (posedge clk or negedge rst_n) begin

if (!rst_n) legin

valueA_r <= 0;
valueB_r <= 0;
valueSum_r <= 0; end


else legin

valueA_r <= valueA;
valueB_r <= valueA;
valueB_r <= multiply_result; end

end

H endm-dule
```

B. (4pts) Please draw the waveform for the circuit in part A. You can write value in signed decimal or binary format. Use "xx" to indicate values that cannot be determined given the provided information.





2. Finite State Machine and Simulation (10pts)

```
Given a Finite-State-Machine (FSM) as below.
   module FSM (clk, rst_n, in, out_r);
   parameter S0 = 2'b00, S1 = 2'b01, S2 = 2'b10, S3 = 2'b11;
   input clk, rst_n, in;
   output [1:0] out_r;
   reg [1:0] out_r, out;
   reg [1:0] state_c, state_n;
  always @(*) begin
     case(state_c)
         S0: state_n = (in == 1'b1)? S2 : S0;
         S1: state_n = (in == 1'b1)? S0 : S3;
         S2: state_n = (in == 1'b0)? S1 : S3;
         S3: state_n = (in == 1'b0)? S2 : S1;
         default: state_n = 2'b01;
     endcase
 end
 always@(posedge clk or negedge rst_n) begin
     if(~rst_n) begin
        state_c <= S0;
        out_r <= 2'b00;
    end
    else begin
        state_c <= state_n;
        out_r <= out;
    end
end
always@(*) begin
   out[1] = in ^ state_c[1];
   out[0] = in ^ state_c[0] ^ state_c[1];
end
```

(a) (5pts) Please draw a state transition graph below for this FSM.

Example





(b) (5pts) The FSM is included as a design under test (DUT) in the testbench. After simulation, the command window shows the outputs. Please design a DUT (including input pattern) to test all the possible conditions based on operations of the FSM within the given period.

```
module testbench;
reg clk, rst_n;
reg in;
wire [1:0] out_r;
FSM DUT(.clk(clk), . rst_n
(rst_n), .in(in), .out_r(out_r));
always @(*) begin
   $monitor("%t %b %b %b %b %b %b", $time, clk, rst_n, in,
    state_c, state_n, out_r);
end
endmodule
```

Monitor Output Response:

Time	clk	rst_n	in	state_c	state_n	out_r
0	0	1	0	S0	S0	XX
1	1	0	0	S0	S0	00
2	0	1	1	S0	S2	00
3	1	1	1	52	53	11
4	0	1	0	52	51	T.
5	1	1	0/	51/	53,	11
6	0	1	-0	5,	53/	11
7	1	1	10	15/	15/	0
8	0	1	0	34	1/2	W
9	1	1	0	52	51	10
10	0	1		52	53	10
11	1	1	1	53	51	00
12	0	1		53	51	0 0
13	1	1	1	S1	S0	01
14	0	1	1	S1	S0	01
15	1	1	0	S0	S0	10
16	0	1	0	S0	SO	10


3. (10 pts) Logic Synthesis + Blocking & Non-Blocking

Please draw the corresponding circuits (in the right column) according to the Verilog codes (in the left column). You can use AND, OR, NAND, NOR, XOR, XNOR, NOT, MUX, D Flip-Flop, Latch, Shifter, Adder, Multiplier in the circuit diagram.

(a) Verilog Code (2 pts)	Circuit Diagram
always @(*) begin X = A/4+B*2; Z = C & D; Y = (Z)? X: Q; end	A action About About 2 - 0
(b) Verilog Code (2 pts)	Circuit Diagram
always @(posedge clk) begin A <= ~D; B <= ~A ^ ~D; C <= ~B; D <= C ~^ D; end	CIK DO A DO
(c) Verilog Code (3pts)	Circuit Diagram
always@(A or B or C) begin if(C) D = ~A & B; end	A-DOD DOD DOD DOD DOD DOD DOD DOD DOD DOD
(d) Verilog Code (3pts)	Circuit Diagram
always@(posedge clk) begin if (!C) D <= A ~B; end	B-Dollo a D
	clk-

4. (10pts) Verilog Design

A counter with synchronized initial value loading and up count/down count function is shown below.



(10pts) Please complete the Verilog code of this counter:

module counter (clk, rst, init, load, updown, cnt);

I/O & Reg/Wire Declaration

input clk, rst;

input [3:0] init;

input load, updown;

output reg [3:0] cnt;

reg [3:0] next_cnt;

// You can declare new signals here if you need

Combinational Logic for the Counter (5pts) always @ (*) begin



end

Sequential Logic for the Counter (5pts)

always @ (posedge c/k

) begin

if (rst)

else :

end

endmodule

5. (3pts) Operating condition

(+3)


Fill in High/Low in each block ()

Operational condition	Vt	supply voltage	temperature
fast	low	high/	(ow
slow	hah	1200	high


6. (20pts) Timing path & Setup/hold time




Consider the circuit below, all multiplier has a delay = 4ns, adder-2 has a delay = 2 ns, adder-3 has a delay = 3 ns



A. (7pts) List all timing path. How much timing path in total? (e.g. A -> S4/D)



B. (13pts) Setup/Hold time constraint



Following the circuit in \S . A. The registers' timing diagrams are shown above, and $\mathsf{Tco} = 0.5 \, \mathsf{ns}$ is same for every register. For register Si, it's Tclk is denoted as Tclki . The circuit in \S . A. operates at the clock frequency of $\mathsf{100MHz}$. Suppose that the rise, fall delays for each combinational element are the same, and the input delay of A is D_A , output delay of O1 and O2 are D_{O1} and D_{O2} .

B1. (3pts) Write the timing inequality for setup time in terms of Tclk1, Tclk2, Tclk3, Tclk4,

B2. (3pts) Write the timing inequality for hold time in terms of Tclk1, Tclk2, Tclk3, Tclk4, D_A , D_{O1} , D_{O2} .

Thold=01

hold dreck: AT > RT Thold=0.1

Table=0.15


Table=0


> B3. (3pts) If Tsetup (Setup Time) = 0.5ns, Thold (Hold Time) = 0.1ns, $D_A = D_{01} = D_{02} =$ 0.5ns, Tclk1=0.3ns, Tclk2=0.15ns, Tclk3=Tclk4=0ns.

Explain if there are setup time and hold time violations in this circuit. If yes, identify the

Silik - Sul) Slack = RT-AT = (10-0.5+0)-(0.3+0.5+4+2+3)=-0.3 intercal path hold crolations DA -> 51/0 slack = AT-RT = (0.5) - (0.1+0.3) = 0.1 (met)

B4. (4pts) Following part B2, if there are setup/hold time violations in this circuit, how to perform retiming to solve these issues (Assume the added registers have the same Tclk as the removed one)? Please draw your circuit and show that no setup and hold time violations exists.






7. (7pts) Slack graph




The following figure shows a combinational circuit with primary inputs A, B, C, and D. Arrival time of these primary inputs are 0.5ns, 1.5ns, 1ns, and 2ns respectively. The delay of each gate is listed below:

VOD	INV	AND3	AND2	OR
XOR	LES INVESTIGATION		2	2ns
4ns	1ns	3ns	2ns	2113

Assume delay values of wires are zero.




C1. (2%) Write down the arrival time of the output of each edge.



C2. (3pts) Given the require time at Y to be 10ns, compute require time and slack

RT[1210] = [1,1,5,5,5,6,6,8,8,10] slack[1210] = [0.5,-0.5,-0.5,2.5,4,4,4,-0.5],4,-0.5]

C3. (2pts) Please indicate the critical path and show the critical path by required time values




8. (35pts) Synthesis

- 1. Please explain the purposes of setting these following libraries in logic synthesis stage. (4pts, 2pts for each)
 - a. set link_library {slow.db fast.db typical.db dw_foundation.sldb} set target_library {slow.db fast.db typical.db}
 - b. set synthetic_library {dw_foundation.sldb }

a specify technology isbraries, contaming terming favea into for synthesis.

b. Provide turns/orma into for designment IPs.

2. What is the problem we may encounter when performing logic synthesis for the following circuit? (3pts)




Combinational loop, hard to perform STC.

STA?

3. Please explain the meaning of commands for the corresponding circuit. (2pts)





set_false_path -from {A} -through {C} -to {OUT}
set_false_path -from {B} -through {D} -to {OUT}

Dourt report toming violations for the 2 paths.

analyze

4. Please explain the clock skew and jitter. (4pts, 2pts for each)

sleen; the time difference of c/K to arrive at different flops.

jiter: the time difference of c/K period among cycles.

- 5. Please explain the following commands for clock setting. (10pts, 2pts for each)

a. specify alk port and set turning constraint for alk period

L. for hold time wolations via huffer mertion.

C. don't openine alk network since alk tree about not be generated here,

d. set alk delay to 0

e. consider alk uncertainty of owns since alk arrival time at flops varies.

6. In synthesis stage for low power circuit design, we will use the following command to include both HVT (high-threshold voltage) and RVT (regular-threshold voltage) cells, please explain the advantage for this process. (3pts)

set_target_library "rvt.db hvt.db"

For Long paths, use RVT to weet timing constraint,
For short paths, use HVT to reduce power consumption.

7. When performing timing analysis with the following command, if there are **only** two paths in the timing report **Design.timing** shown as the following table, please indicate which path is the critical path (1pt) and explain why. (2pts)

report_timing -path full -delay max > Design.timing

Path1		The second second	Path2		2200
Startpoint: Y[1] (input port of andpoint: FB_A[10] (output port of arth Group: clk	clocked rt cloc	by clk) ked by clk)	Startpoint: Y[0] (input port of Endpoint: FB_A[11] (output port Path Group: clk Path Type: max	locked b t clocke	
Point	Incr	Path	Point	Incr	Path
clock clk (rise edge) clock network delay (ideal) input external delay Y[1] (in) U620/Y (CLKINVX1) U619/Y (MXIZX1) U293/CO (ADDFXL) U294/CO (ADDFXL) U439/Y (ANDZX1) U429/Y (XORZX1) U702/Y (MXIZX1) U363/Y (INVX12) FB_A[10] (out) data arrival time clock clk (rise edge) clock network delay (ideal) clock uncertainty	0.00 0.50 5.00 0.00 0.04 0.12 0.61 0.33 0.19 0.16 0.56 0.75 0.00	0.00 0.50 5.50 r 5.50 r 5.55 f 5.66 r 6.27 r 6.60 r 6.79 r 6.95 f 7.51 r 8.26 f 8.26 f 8.26 f 8.26 f 8.26	clock clk (rise edge) clock network delay (ideal) input external delay Y[0] (in) U622/Y (CLKINVX1) U621/Y (MXI2X1) U432/Y (AND2X1) U293/CO (ADDFXL) U294/CO (ADDFXL) U430/Y (AND2X1) U428/Y (AND2X1) U428/Y (AND2X1) U427/Y (XOR2X1) U701/Y (MXI2X1) U368/Y (INVX12) FB_A[11] (out) data arrival time clock clk (rise edge) clock network delay (ideal)	0.00 0.50 5.00 0.00 0.04 0.09 0.21 0.39 0.21 0.18 0.15 0.54 0.74 0.00	0.00 0.50 5.50 f 5.50 f 5.54 r 5.63 f 5.84 f 6.19 f 6.58 f 6.79 f 7.12 f 7.66 r 8.41 f 8.41 f 8.41 f 8.41 f 8.41 f 8.41 f
output external delay data required time	-0.50	9.90 9.90	clock uncertainty output external delay data required time	-0.10 -0.50	9.90
data required time data arrival time		9.90	data required time		9.90
slack (MET)		1.64	data arrival time		1.49

8. Please explain the reason why we should add the following code in initial block in the test bench for gate level simulation. (3pts)

\$sdf_annotate(sdf_file.sdf, test_bench_module.top_instance);

Sdf files contain truing info. of the cells in netlist, without which the truing check in simulation will be accurate.

 Why the synthesis report shows register with <u>latch</u> type when loading design? (1pt) and please also explain how to avoid this situation. (2pts)

ease also explain ho		=======	:=====	====	AP I AS	SR SS	; ST
Register Name	Type	Width	Bus	=====: WR	=======		======
	======================================	8	l Y	N	Y N	NNN	IN
reg_B_reg reg_ins_reg	Flip-flop		I Y	I N I	YN	IN IN	1 11
alu_out_reg reg_A_reg	Flip-flop		Y	IN I	YIN	N N	=====

Avoid partially specified condition coding style,
eg. if without else, case without default