

Mini Project Report

ARITHMETIC LOGIC UNIT

Alberto Arriaga Felix (861181553)

EE120A Section 025

TA: Linchao Liao

Lab Partner: Amit Gupta

aarri002@ucr.edu March 20, 2015

Specifications

Our challenge for this mini project was to design and implement an Arithmetic Logic Unit (ALU). We are required to complete this project using all of the knowledge we've gained so far in the laboratory, and additional individual research on the topic.

An ALU is a digital circuit that performs a specified set of arithmetic and bitwise logical operations on integer binary numbers called operands. It is a fundamental block in most computer systems. An ALU has a variety of input and output nets, which are the shared electrical connections used to convey digital signals between the ALU and external circuitry. When an ALU is operating, external circuits apply signals to the ALU inputs and, in response, the ALU produces and conveys signals to external circuitry via its outputs.

A basic ALU has three parallel data buses consisting of two input operands (A and B) and a result output (R). The values of the operands A and B in this case are specifically chosen by the user using the ALU via hardware components. There must be registers inside the ALU to store the operands A and B in order for operations to be performed on them. In the circuit there must also exist an input OpCode, which conveys to the ALU an operation selection code that enumerates the data manipulation that is to be performed on the operands.

The ALU specifications for this project are as follows;

- Two Operands inputs A and B (8bits each)
- 8 arithmetic data manipulations
- 4 bitwise logical operations
- One output R (8bits) to be displayed on 8 LEDS.

This ALU is to be designed to run on simulation using the Xilinx Testbench environment, and hardware on the Basys FPGA Board.



DESIGN AND ARCHITECTURE

To achieve the specifications of this project first we must reduce the problem to its most basic components.

For this ALU we will have the following inputs and outputs;


Inputs:

- Two input operands (A, B [8bits]).
- Two input buttons to store data (StoreA, StoreB [1bit])
- Opcode selection [3bits for Arithmetic] [2bits for Logical].
- Two input buttons to display manipulations (DisplayA, DisplayL [1bit])

Outputs:

- A status notification that shows the values of the operands in memory (Status [8bits]).
- Integer result (R [8bits]).

The following diagram shows inputs and outputs.



For this project we are limited on the hardware side to only 8 switches and 4 buttons for input, and 8 LEDs for output. We made the corresponding utilization choices for those elements in the above diagram.

Since we have a limited amount of switches, buttons and LEDs on the Basys board. We had to choose an architecture that would allow us to reuse all of the input and output elements on the board.

The switches on the board would be utilized for two purposes:


- Data input into Operands A and B.
- OpCode selection for data manipulation.

The buttons would be used for:


- Data storing actions for operands A and B
- Display actions for arithmetic or logical operations.

The LEDs would be used for:

- Displaying status of operands A and B in register file.
- Displaying result R, after data manipulations.



Functions on Basys board:




Data input is done in [8bit] binary form via the switches.

StoreA is pressed to store the data currently on **Data input** switches to register A.

StoreB is pressed to store the data currently on **Data input** switches to register B.

Status LEDs show the data currently on register A or B when **StoreA** or **Store B** are pressed.



Opcode selections is done in [8x1bit] form via the switches.

DisplayA is pressed to perform the selected arithmetic operation on **OpCode** switches.


DisplayL is pressed to perform the selected logical operation on **OpCode** switches.

Output R LEDs show the result of the arithmetic or logical operations done by the ALU.

The following table shows the OpCodes for Arithmetic or Logical operations and their respective switch.

OpCodes			Arithmetic	
S2	S1	S0	Operation	Switch #
0	0	0	A + B	0
0	0	1	A - B	1
0	1	0	A + 1	2
0	1	1	A - 1	3
1	0	0	-A	4
1	0	1	A*1	5
1	1	0	A*2	6
1	1	1	A/2	7
OpCodes			Logical	
S2	s1	s0	Operation	Switch #
x	0	0	A AND B	0
x	0	1	A OR B	1
x	1	0	A XOR B	2
x	1	1	NOT A	3

The basic design of our architecture:



We used the following components:

- Encoder
- Register File
- Input/Register Controller
- ALU

The Encoder takes the 8 switches and converts them from **[8bit]** input to **[8x1bit]** inputs. This makes it easier on the user when selecting an operation they want to perform with the ALU.

The Register File is used to store the operands A and B that are user specified using the buttons **StoreA (B0)** and **StoreB (B1)**.


The Input Controller controls the input to the register file, which includes the selections of a specific register via the buttons **StoreA (B0)** and **StoreB (B1)**.

The ALU is the basic component necessary for the arithmetic and logical operations, it is controlled by the buttons **DisplayA (B3)** and **DisplayL (B2)**.


RECORDS

The schematics of our design in Xilinx.


Main Schematic:




ALU:




Register File:




Register Controller:



Encoder Octal to 3bit Binary



Shifter



Simulation Files


TestBench Code:

```

15  LIBRARY ieee;
16  USE ieee.std_logic_1164.ALL;
17  USE ieee.numeric_std.ALL;
18  LIBRARY UNISIM;
19  USE UNISIM.Vcomponents.ALL;
20  ENTITY MiniProject_MiniProject_sch_tb IS
21  END MiniProject_MiniProject_sch_tb;
22  ARCHITECTURE behavioral OF MiniProject_MiniProject_sch_tb IS
23
24      COMPONENT MiniProject
25      PORT( Data : IN STD_LOGIC_VECTOR (7 DOWNTO 0);
26            COUT : OUT STD_LOGIC;
27            LED : OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
28            BUTTON3 : IN STD_LOGIC;
29            CLK : IN STD_LOGIC;
30            BUTTON2 : IN STD_LOGIC;
31            BUTTON0 : IN STD_LOGIC;
32            BUTTON1 : IN STD_LOGIC);
33      END COMPONENT;
34
35      SIGNAL Data : STD_LOGIC_VECTOR (7 DOWNTO 0);
36      SIGNAL COUT : STD_LOGIC;
37      SIGNAL LED : STD_LOGIC_VECTOR (7 DOWNTO 0);
38      SIGNAL BUTTON3 : STD_LOGIC;
39      SIGNAL CLK : STD_LOGIC;
40      SIGNAL BUTTON2 : STD_LOGIC;
41      SIGNAL BUTTON0 : STD_LOGIC;
42      SIGNAL BUTTON1 : STD_LOGIC;
43
44  BEGIN
45
46      UUT: MiniProject PORT MAP(
47          Data => Data,
48          COUT => COUT,
49          LED => LED,
50          BUTTON3 => BUTTON3,
51          CLK => CLK,
52          BUTTON2 => BUTTON2,
53          BUTTON0 => BUTTON0,
54          BUTTON1 => BUTTON1
55      );
56
57  CLKtest: Process
58  Begin
59      CLK <= '0';
60      Wait for 20ns;
61      CLK <= '1';
62      Wait for 20ns;
63  End Process;
64
65  Datal: Process
66  Begin
67      Data <= "00000011";
68      Wait for 100ns;
69      Data <= "00000010";
70      Wait for 100ns;
71      Data <= "00000001";
72      Wait for 100ns;
73      Data <= "00000010";
74      Wait for 100ns;
75      Data <= "00000100";
76      Wait for 100ns;
77      Data <= "00001000";
78      Wait for 100ns;
79      Data <= "00010000";
80      Wait for 100ns;
81      Data <= "00100000";
82      Wait for 100ns;
83      Data <= "01000000";
84      Wait for 100ns;
85      Data <= "10000000";
86      Wait for 100ns;
87      Data <= "00000001";
88      Wait for 100ns;
89      Data <= "00000010";
90      Wait for 100ns;
91      Data <= "00000100";
92      Wait for 100ns;
93      Data <= "00001000";
94      Wait;
95  End Process;
96
97  BUTTON0Test: Process
98  Begin
99      BUTTON0 <= '1';
100     Wait for 100ns;
101     BUTTON0 <= '0';
102     Wait;
103  End Process;
104
105  BUTTON1Test: Process
106  Begin
107     BUTTON1 <= '0';
108     Wait for 100ns;
109     BUTTON1 <= '1';
110     Wait for 100ns;
111     BUTTON1 <= '0';
112     Wait;
113  End Process;
114
115
116
117  BUTTON2Test: Process
118  Begin
119     BUTTON2 <= '0';
120     Wait for 1us;
121     BUTTON2 <= '1';
122     Wait for 400ns;
123     BUTTON2 <= '0';
124     Wait;
125  End Process;
126
127  BUTTON3Test: Process
128  Begin
129     BUTTON3 <= '0';
130     Wait for 200ns;
131     BUTTON3 <= '1';
132     Wait for 800ns;
133     BUTTON3 <= '0';
134     Wait;
135  End Process;
136
137
138  -- *** Test Bench - User Defined Section ***
139  tb : PROCESS
140  BEGIN
141      WAIT; -- will wait forever
142  END PROCESS;
143  -- *** End Test Bench - User Defined Section ***
144
145  END;
146

```

Simulation Waveform:



Hardware Implementation constrains file:

```

1  NET "CLK" LOC = "p54";
2
3  NET "BUTTON0" LOC = "p69";
4  NET "BUTTON1" LOC = "p48";
5  NET "BUTTON2" LOC = "p47";
6  NET "BUTTON3" LOC = "p41";
7
8  NET "Data(7)" LOC = "p6";
9  NET "Data(6)" LOC = "p10";
10 NET "Data(5)" LOC = "p12";
11 NET "Data(4)" LOC = "p18";
12 NET "Data(3)" LOC = "p24";
13 NET "Data(2)" LOC = "p29";
14 NET "Data(1)" LOC = "p36";
15 NET "Data(0)" LOC = "p38";
16
17 NET "LED(7)" LOC = "p2";
18 NET "LED(6)" LOC = "p3";
19 NET "LED(5)" LOC = "p4";
20 NET "LED(4)" LOC = "p5";
21 NET "LED(3)" LOC = "p7";
22 NET "LED(2)" LOC = "p8";
23 NET "LED(1)" LOC = "p14";
24 NET "LED(0)" LOC = "p15";

```

Hardware Demo:

StoreA 3 (11 bin) in Register A:



StoreB 1 (01 bin) in Register B:



DisplayA show $A + B = 4$ (100 bin):



DisplayA show $A - B = 2$ (10 bin):



DisplayL show $A \text{ XOR } B = 10$ bin



DisplayL show NOT A = 111100 bin



DisplayL show $A \text{ AND } B = 01$ bin



PROBLEMS

The main problem we encountered was in how to utilize the limited amount of input switches and output leds to meet the specifications. We had started our original design thinking we only had 4 bit inputs for our operands, but that was later changed to 8bit input operands. We had to redesign and include the register file in order to implement 8bit input operands. Our previous register file also only had one output for the LEDs to show the contents of the registers. So we had to add data bus outputs for each register inside the register file and send those directly to the ALU for operations.

We also had problems implementing the extender, so we decided not to use an extender and give every operation inside the ALU its own separate components. That also made it easier to build the ALU, since we divided each operation into an encapsulated component.

CONCLUSION

Overall the design meets the specifications of the mini project. Everything works as intended, including negative numbers that are displayed in two's complement if ever an arithmetic operation results in a negative number. One of the ways to improve the design would be by adding the extender to the ALU. That would greatly decrease the number of components inside the ALU. Another way to improve the system would be adding error checking to the Opcode and Data inputs on the switches, so no strange states can be selected.

MINI PROJECT TA QUESTION

If one of the operation is A/3, please describe the design procedure.

The design procedure would be as follows:

We would need to use strength reduction to convert the operation of A/3 to basic shifter operations.

Handwritten derivation showing the conversion of $A/3$ to basic shifter operations:

$$\frac{3}{10} = \frac{x}{512}$$

$$1536 = 10x$$

$$x = 153.6$$

$$A\left(\frac{1}{3}\right) = (A * 128 + A * 16 + A * 8 + A * 2) / 512$$

$$= \frac{[(A \ll 7) + (A \ll 4) + (A \ll 3) + (A \ll 1)]}{(\gg 9)}$$

Additional handwritten notes: $154 \xrightarrow{512} 10011010$ with bit positions 7, 6, 5, 4, 3, 2, 1, 0 and 128, 64, 32, 16, 8, 4, 2, 1.

This changes the multiplication of $A(1/3)$ to a series of left shifts and a right shift. We already have a component dedicated to shifting in our design. We only would need to modify it slightly to account for higher magnitudes of left and right shifts.

The overall design of the component that would be included in our ALU would be:
Input A, and Output F.

