

A. Follow the actual majority circuit



Every gate returns the majority of its three incoming wires.

B. Read one target row

Target gate	g_0	g_1	g_2	g_3	g_4	g_5	g_6	g_7	g_8	g_9	g_{10}
	1	0	1	0	1	0	0	0	0	0	0
	1	0	0	1	0	1	0	0	0	0	0
	0	1	0	1	1	0	0	0	0	0	0
	1	1	0	0	0	0	0	1	0	0	0
	0	0	1	1	1	0	0	0	0	0	0
	0	1	1	0	0	0	0	0	1	0	0
	0	0	0	0	0	0	1	0	1	0	1
Source input or gate						x_0	x_1	x_2	x_3	x_4	

C. The same input pattern can contain different internal gate states

Index	Input $x_0...x_4$	g_0	g_1	g_2	g_3	g_4	g_5	g_6	Output
7	11100	1	1	0	1	0	1	1	1
15	11110	1	1	1	1	1	1	1	1
23	11101	1	1	1	1	1	1	1	1
31	11111	1	1	1	1	1	1	1	1