Synthesis of Digital Systems - Lab

Module D: Video-Processing on ZedBoard




D0. Recap - HLS of DCT Algorithm






HLS DCT - Solution 1 (1)








HLS DCT - Solution 1 (2)






HLS DCT - Solution 1 (3)









HLS DCT - Solution 2 (1)








HLS DCT - Solution 2 (2)









HLS DCT - Solution 3 (1)









HLS DCT - Solution 3 (2)








HLS DCT - Solution 4






	BRAM	DSP	FF	LUT	Latency	Interval	Pipeline type
• dct	11	8	1037	914	524	525	none
dct_2d	10	8	721	584	389	389	none
read_data	0	0	27	58	66	66	none



HLS DCT - Solution 5 (1)












HLS DCT - Solution 5 (2)






HLS DCT - Solution 6 (1)









HLS DCT

Solution	Directive	Latency	Init. Interval	BRAM	DSP	FF	LUT
Sol1: Base Design	9	3959	3959	5	1	278	982
Sol2: pipelining inner-loops	PIPELINE (inner-loops)	1851	1851	5	1	256	1286
Sol3: pipelining outer-loop to remove loop hierarchy	PIPELINE (outer-loop)	875	875	5	8	678	1484
Sol4: Partition the 2D array into 1D arrays	ARRAY-PARTITION	509	509	3	8	1294	2014
Sol5: Top-level parallelism	DATAFLOW	508	375	3	8	1300	1921
Sol6: Flatten inner function to top-level and make use of top-level parallelism	INLINE	495	114	3	16	1950	1932

D1. Video-Processing System Design




Video Processing

- Essentially a data-processing task-pipeline
 - Information captured from vision sensor
 - Pixel data
 - Signal processing algorithms
 - Filtering, FFT etc
 - Outputs
 - Enhanced visualization of captured scene
 - Extract useful representation for other sub-systems
- Generally data and compute intensive
 - High optimization potential for HLS
 - regular data-flow oriented nature
 - pixel-level parallelism etc.



ZedBoard Capabilities






Video Processing on ZedBoard















Interfaces

Camera i/f



VGA i/f






AXI Interfaces in Zynq

- Part of ARM AMBA family of buses
- Zynq uses:
 - AXI4: for high performance memory-mapped
 - AXI4-Lite: for simple, low-throughput memory-mapped
 - e.g. programming peripheral registers
 - AXI4-Stream: for high-speed streaming data b/w IPs
 - No addr info before starting transaction



VDMA IP

- High BW direct memory access
 - Offloads CPU of memory data flow between sub-systems
- b/w memory and AXI4-Stream target peripherals
- Especially optimized for Video data (with its various formats)





Grayscale Filtering

- Single pixel-operation
 - Repeated for each pixel with no ordering constraint
- Luminosity method:

$$Y = 0.299R + 0.587G + 0.114B$$

- Applications:
 - Fast extraction of useful info
 - Resource-constrained Video-processing
 - Pre-processing for other processing algorithms





Application Profiling


- BSP functions
 - EnablePerfCounters()
 - init_perfcounters()
 - get_cyclecount()
- Profile the Grayscale routine
 - Processor Cycles
 - Conversion to time



System Design

SW Algorithm:

- Initialize the VDMAs and program them to transfer data to/from Camera/VGA FIFOs to system-memory
- Capture the raw-video data and store it as RGB888 (32b pixel-words)
- Convert to Grayscale and store it in some other section of system-memory
- Display the processed video stream






D2. HW Acceleration



HW Acceleration within HW/SW Codesign

- Dedicated HW Accelerators to offload compute-intensive tasks from CPU (SW)
- Can gain huge performance gains using HW-accel. for data-oriented SW routines
- Grayscale Filtering is one such algorithm
 - Maps well to HW structures because of its inherent parallelism





OpenCV - Computer Vision Library

- Open-source SW library for real-time computer-vision applications
 - Pretty stable and mature (development since 1999)
 - Widely leveraged within Academia and Industry
- Supported Platforms:
 - C++ with interfaces to Java, Python, MATLAB etc.
 - Linux, WinOS, Android, OS-X etc.
- Xilinx HLS Video library
 - Comes packaged with Vivado-HLS tool
 - Provides HL-Synthesized IPs of useful OpenCV functions
 - OpenCV compatible API + OpenCV interface functions



HW Accelerated Grayscale Filtering (1)

```
44 void gray scale(AXI STREAM& input, AXI STREAM& output, int rows, int cols) {
      //Create AXI streaming interfaces for the core
46 #pragma HLS RESOURCE variable=input core=AXIS metadata="-bus bundle INPUT STREAM"
47 #pragma HLS RESOURCE variable=output core=AXIS metadata="-bus bundle OUTPUT STREAM"
48
49 #pragma HLS RESOURCE core=AXI SLAVE variable=rows metadata="-bus bundle CONTROL BUS"
50 #pragma HLS RESOURCE core=AXI SLAVE variable=cols metadata="-bus bundle CONTROL BUS"
51 #pragma HLS RESOURCE core=AXI SLAVE variable=return metadata="-bus bundle CONTROL BUS"
52
53 #pragma HLS INTERFACE ap stable port=rows
54 #pragma HLS INTERFACE ap stable port=cols
55
56
      RGB IMAGE img 0(rows, cols);
57
      RGB IMAGE img 1(rows, cols);
58 #pragma HLS dataflow
      hls::AXIvideo2Mat(input, img 0);
59
      hls::CvtColor<HLS RGB2GRAY>(img 0,img 1);
60
61
      hls::Mat2AXIvideo(img 1, output);
62 }
63
```



HW Accelerated Grayscale Filtering (2)

```
1933 template<typename CONVERSION, int SRC T, int DST T,
1934
        int ROWS, int COLS>
1935 void CvtColor(
1936
            Mat<ROWS, COLS, SRC T> & src,
1937
            Mat<ROWS, COLS, DST T> & dst
1938
1939 {
         kernel CvtColor<CONVERSION, HLS TNAME(SRC T), HLS TNAME(DST T)> kernel opr;
1940
1941
                 cols= src.cols:
         int
1942
         int
                 rows= src.rows;
1943
        assert(rows <= ROWS);
        assert(cols <= COLS);
1944
1945
        Scalar<HLS MAT CN(SRC T), HLS TNAME(SRC T)> s;
1946
         Scalar<HLS MAT CN(DST T), HLS TNAME(DST T)> d;
      loop height: for(int i= 0; i < rows; i++) {
1947
         loop width: for (int j = 0; j < cols; j++) {
1948
1949 #pragma HLS LOOP FLATTEN OFF
1950 #pragma HLS PIPELINE
1951
                 src >> s;
1952
                 kernel opr.apply( s, d);
1953
                 dst << d;
1954
1955
1956 }
                            2-4----7
```



HW Accelerated Grayscale Filtering (3)


```
1518 template<typename SRC T, typename DST T>
1519 class kernel CvtColor<HLS RGB2GRAY, SRC T, DST T> {
          Scalar<3, typename CvtColor traits<SRC T>::COEFF T > par;
1520
1521 public:
1522
          kernel CvtColor(): par(0.299, 0.587, 0.114) {}:
1523
          template<int CN1,int CN2>
1524
          void apply(Scalar<CN1,SRC T>& src, Scalar<CN2,DST T>& dst) {
               ColorConverter<SRC T,DST T>::convert( src, _dst.val[0], par);
1525
1526
1527 };
1466 template ≤typename SRC T, typename DST T≥
1467 class ColorConverter {
1468 public:
1469
       template <int CN1>
       static void convert(Scalar<CN1,SRC T>& src, DST T& result, Scalar<3, typename CvtColor traits<SRC T>::C0EFF T > par) {
1470
1471 #pragma HLS inline
1472
           typename CvtColor traits<SRC T>::MULT T b,g,r;
           r=par.val[0]* src.val[0];
1473
           b=par.val[1]* src.val[1]:
1474
1475
           g=par.val[2]* src.val[2];
           typename CvtColor traits<SRC T>::ACCUM T c;
1476
1477
           c=r+a+b:
1478
           result=sr cast<DST T> (c);
1479
1480 };
```

1401



Zynq Design

- Another AXI-based subsystem for Grayscale-IP
- The corresponding VDMA is enabled in both S2MM and MM2S
- Grayscale IP:
 - Read in the captured-data via VDMA-MM2S
 - Process the data
 - Write out the processed data via VDMA-S2MM





SW Application

- Initialize and setup Grayscale IP and its VDMA
- Profile Grayscale IP operation
 - How much speedup over pure-SW design?

- [BONUS] Interactive Application:
 - 'r' key from user -> display raw-video
 - 'p' key from user -> display SW processed-video
 - 'g' key from user -> display HW processed-video



DEADLINE: See Moodle!