

Pre-MT C++

CALL:

C / memory

*: dereferencer
&: referencer.

- `ptr = malloc(size);` allocates uninitialized block, size size
@ pointer ptr in memory
- `ptr = calloc(num-items, size);` allocates num-items blocks of zeroed memory of size size
@ pointer ptr.
- `free(ptr);` free memory allocated at ptr. do this if you'll never use that mem. again.
- `realloc(ptr, new-size);` Either
 - Expands or contracts memory allocated by ptr to new-size
 - Allocates a new block, copies the memory it came from old block, frees old block.

Alignment

- `char`: 1 byte, no alignment rules
- `short`: 2 bytes, aligned by half word
- `int`: 4 bytes, aligned by word
- `void*`

Stack vs. Heap Space

- **Stack space**: memory allocated on the call stack
 - most primitive datatypes
- **Heap space**: memory allocated during execution
 - allocated memory
- **static storage**: global vars, static literals
- **code storage**: bytecode that comprises the code being run.

Struct:

- Multiple blocks of data in one structure.
- info is bundled, aligned & spaced according to alignment rules.

Unions:

- Multiple data types stored in one block of memory.
- allocated to be the largest data type
- set block to 0 = set everything to 0.

Number Rep:

Unsigned

- representable range: $[0, 2^n - 1]$
- just ignores sign, best for nonnegative-only metrics like length.
- if we wanted signs..

Signed Magnitude

- Representable Range: $[-2^{n-1}, 2^{n-1} - 1]$
- one bit determining sign.
- rest computing mts. as normal

bias


- Representable Range: $[B, 2^n - 1 + B]$, usually $B > 0$.
- allows us to represent neg. #'s as nonzero
- would need to perform bias externally and it would work like unsigned.

2's complement

- Representable Range: $[-2^{n-1}, 2^{n-1} - 1]$
- then, to repr. a negative number, flip all bits in original number & add 1 to the result.

Floating Point

four components



Denorm?


Change behavior of 0b00...0 s.t. range extends to exactly 0.

- ↳ instead of this being 1.2 bits, make it 0.2^{bias+1} when exponent = 0
- ↳ decreases precision but at least we can represent #'s < 1

If exponents are all 1's, then our value is ∞ only if mantissa = 0. Otherwise, is NaN.

Pre-Midterm (ASM)

Syntax:



clock repeatedly turns on &

off. this is the **clock cycle**.

Registers only update once
per clock cycle, when clk turns

on! however, you must wait until after **clk-to-q** time
to see updates.

What are limits to clock cycle?


- each component in the circuit has a propagation time.
- setup time: amount of time before a clock interval that input must be stable/constant. } **is a constant**
- hold time: amt. of time after a clock interval that input must be stable. } **depends on components.**
- $t_{clk-to-q} + t_{shortest-comb-path} \geq t_{hold}$
- $t_{clk-to-q} + t_{longest-comb-path} + t_{setup} \leq t_{clock-period}$.

SHORTEST comb. path is determined by finding least time thru two timed components. (NOT necessarily regs.!).

LONGEST comb. path is determined by finding the longest time thru two timed components

Finite States

- detect a bit sequence or state
- Model as state graph



Pos1 - MT:

Pipeline; *(data path in ref sheet)*

- latency: delay to process operation
- throughput: # of operations done in one op.
- pipelining increases latency, but also throughput.

There are 5 stages:

- IF \rightarrow instruction fetch - what's the instruction
- ID \rightarrow instruction decode - find the meaning of instruction
- EX \rightarrow execute - do stuff w/ branch comp. ALU, etc.
- MEM \rightarrow memory - put info into memory
- WB \rightarrow write back - what to reinject into the reg?

Must put registers btwn stages

Cache:

.

Parallelism. Can use the fact that CPU has multiple cores to do multiple things @ once.

SIMD: does vector addition, in order to save time for array addition, should have a speed increase proportional to vector size.

from Intel AVX library.