

GEBZE TEKNİK ÜNİVERSİTESİ ELEKTRONİK MÜHENDİSLİĞİ

ELM - 234 ÖDEV 3


Finite State Machines

Hazırlayan: Alican Bayındır -200102002087


Problem 1. Mealy FSM tasarımı [10 + 10 + 10 + 4 = 34 puan]


Şekil 1 de state transition diagramı verilen devreyi

- A. Binary state encoding kullanarak tasarlayın.
- B. One-hot state encoding kullanarak tasarlayın.
- C. 3-bit Johnson encoding kullanarak tasarlayın.
- D. Bu üç encodingi kullanılan lojik kapı ve flip-floplara göre karşılaştırın.



 $\begin{pmatrix}
S_0 = 00 \\
S_1 = 01 \\
S_2 = 10
\end{pmatrix}$ Şekil 1 truth table 1.a) Binary state encoding icin Next. States Current State Plags Girdiler Ç. E+, states Next Out f_0 A fo fa State Flags 50 0 \bigcirc \bigcirc 0 50 S₁ Sį 5. \bigcirc 1 Sz \bigcirc Sz So 50 0 1 So \bigcirc 1 S_{2} 1 1 1 So





1.b) One-Hot encoding icin truth table $\begin{cases} S_0 = 0.01 \\ S_1 = 0.10 \\ S_2 = 100 \end{cases}$

	Current States			Girdiler		Next States			Output	
Current State floys	fo	f1	fr	A	B	fo	fı	fr	Out	Next State Flags
71.10	0	0	1	0	O	0	0	1	0	50
	0	0	1	0	1	0	0	1	0	50
50	0	0	1	1	1	0	1	0	0	51
	0	0	1	{	0	0	1	0	0	S ₁
	0	1	0	0	O	0	0	1	0	So
	0	1	0	0	1	1	0	٥	0	52
5,	0	1	\bigcirc	1	1	1	Ô	0	0	52
	0	1	0	{	0	٥	Õ	1	0	So
Sz	{	0	0	0	O	0	0	1	٥	So
	1	0	\Diamond	0	1	0	0	1	0	So
	1	0	0	1	1	1	0	0	1	Sz
	1	0	0	{	0	0	0	1	0	So

One-Hot		encoding	farext	١٤١٧		
frefifo	001	810	100] .		


AB frafifo	001	010	100
00	0	0	0
01	0	1	\bigcirc
1 1	0	1	1
10	0	0	0

Boolean dentlemi


Bf2f1f0 + ABf2


One - Hot encoding front is in K-Map									
AB frfifo	001	010	100	Boolean denkleri					
00	1	1	1	frfifo A + frfi fo A + fo AB					
01	1	0	1						
1 1	0	0	0						
10	0		1						

One - Hot encoding forext is in K-Map									
AB frafifo	001	010	100	Boolean	denkleri				
00	0	0	\bigcirc	fr Fi Fol	AB				
01	0	0	0						
11	0	\bigcirc	1						
10	0	0	0						



1.c) Johnson encoding ich truth table								So = S1= S2=	00
Curent	States		Girdiler		Next states		Ç.Ł4,	772	1 1 /
State Plags	f1	fo	A	B	fa	fo	Out	Next State Flags	
	0	0	٥	0	0	\bigcirc	0	50	
	0	\bigcirc	0	1	0	0	0	50	
	0	0	1	1	0	1	Ô	S ₁	
	0	0	1	0	0	1	0	S ₁	
	0	1	0	0	0	\mathcal{O}	0	S _o	
5,	0	1	0	1	1	1	0	Sz	
	0	1	1	1	1	1	0	Sz	
	0	1	1	0	0	\bigcirc	0	So	
	1	1	0	0	٥	0	\bigcirc	So	
$\left \right $	{	1	0	1	0	\bigcirc	\bigcirc	So	
	1	1	1	1	1	1	1	52	
	1	1	1	0	0	0	0	So	






1.D) Bihary encoding en basit, stradon encode etme yontemidin Sıralı bir şekilde O'dan başlayarak sayı outtrilir. One-Hot encoding de ise soudace 1 bit hot yari 1 olacak. Johnson'da ise en MSB'dekt bit invert editeret LSB'ye yardır. Binary'de O'dan başlandığı isin 2 flip flop ile deure kuruldu. One-Hot ta her bir durum ayınt etnek için 1 tane hot bit gorekli 3 state olduğu isin 3 flip flop the ifade edilebildi. Johnson's Encoding te 3 bit ile yapldginda 1 flip flop bosta kalyor hop O gösternesi' gerekiyordu. Bundan dolay, Johnson's Encoding 2 flip flop ile ciailmistir. Her bir derne ich critical pathlor sirasiyla Johnson > one-hot > binary


olacaletir.


Problem 2. Pattern Detector [5 + 12 + 12 + 15 = 44 puan]

Sıralı olarak gelen bit dizisi içerisinde 01001 patterni geldiğinde unlock sinyalini yakan bir devre tasarlayın.

- A. State Transition Diagramını çiziniz.
- B. Moore FSM kullanarak tasarlayın.
- C. Mealy FSM kullanarak tasarlayın.
- D. İki FSM için de ayrı HDL kullanarak tasarlayın, bir testbench devresi oluşturun ve Modelsim de simüle edin. Uzun bir bit stream vererek iki devrenin de çıkışı gösterin.









01001 Pattern çözen devrenin simülasyon sonucu

Problem 3. Devre tasarımı [10 + 12 = 22 puan]

- A. Şekil 2 de verilen A girişi ile B sinyalini üreten bir FSM devre tasarlayınız. (state transition diagram + mealy or moore FSM)
- B. HDL kullanarak bu devreyi tasarlayın, bir testbench devresi oluşturun ve Modelsim de simüle edin.



State transition + Moore FSM;



Bu sorunun kodlarını yazdım ancak çalıştıramadım bir sonraki EKLER kısmına bütün kodlar eklenmişti

EKLER

```
/* 01001 pattern'i ile unlock sinyali veren devre kodu soru 2 - D
şıkkı MEALY */
module fsm_pattern_mealy (
    input logic clk, reset, A,
    output logic unlock
);
typedef enum {S0, S1, S2, S3, S4, S5} statetype;
statetype state, nextstate;
always_ff @(posedge clk)
    if (reset) state <= S0;</pre>
    else
              state <= nextstate;</pre>
always comb
    case (state)
        S0:
            if (A) nextstate = S0;
            else nextstate = S1;
        S1:
            if (A) nextstate = S2;
            else nextstate = S0;
        S2:
            if (A) nextstate = S0;
            else nextstate = S3;
        S3:
            if (A) nextstate = S2;
            else nextstate = S4;
        S4:
            if (A) nextstate = S0;
            else nextstate = S1;
        default: nextstate = S0;
    endcase
always comb
    if (state == S4 && A) unlock = 1'b1;
    else unlock = 1'b0;
endmodule
```

```
/* 01001 pattern'i ile unlock sinyali veren devre kodu soru 2 - D
$1kk1 MOORE*/
module fsm_pattern_moore (
    input logic clk, reset, A,
    output logic unlock
);
typedef enum {S0, S1, S2, S3, S4, S5} statetype;
statetype state, nextstate;
always_ff @(posedge clk)
    if (reset) state <= S0;</pre>
    else
             state <= nextstate;</pre>
always_comb
    case (state)
        S0:
            if (A) nextstate = S0;
            else nextstate = S1;
        S1:
            if (A) nextstate = S2;
            else nextstate = S0;
        S2:
            if (A) nextstate = S0;
            else nextstate = S3;
        S3:
            if (A) nextstate = S2;
            else nextstate = S4;
        S4:
            if (A) nextstate = S5;
            else nextstate = S1;
        S5:
            if (A) nextstate = S0;
            else nextstate = S1;
        default: nextstate = S0;
    endcase
assign unlock = (state == S5);
endmodule
```

```
/* 2. soru D şıkkı için testbench */
`timescale 1ns/1ps
module tb_fsm_pattern ();
    logic clk, A;
    logic reset;
    logic unlock mealy, unlock moore;
    logic [15:0] pattern = 16'b1010010010010011; // 2 adet 001
pattern mevcut
    fsm pattern moore dut moore(.clk(clk), .reset(reset), .A(A),
.unlock(unlock moore));
    fsm pattern mealy dut mealy(.clk(clk), .reset(reset), .A(A),
.unlock(unlock mealy));
    // clk sinyali olustur
    always
    begin
        clk = 0; #5; clk = 1; #5;
    end
    // active-high reset
    initial
    begin
        A = 0; reset = 1; #20;
        reset = 0; #5; // clock rising edgele ayni anda gonder
datayi
        for (int i=0; i<16; i++) begin
            A = pattern[15];
            pattern = pattern << 1'b1;</pre>
            #10;
        end
        #20;
        $stop;
    end
endmodule
```

```
module counter (
    input logic clk, reset, A,
    output logic unlock
);
typedef enum {S0, S1, S2} statetype;
statetype state, nextstate;
always_ff @(posedge clk) begin
    if (reset) begin
        state <= S0;</pre>
    end
    else begin
        state <= nextstate;</pre>
    end
end
always_comb begin
    case (state)
        S0:
            if (A) begin
                nextstate = S1;
                unlock = 1;
            end
            else nextstate = S0;
        S1:
            if (A) nextstate = S1;
         else nextstate = S2;
        S2:
     if(A)
           nextstate = S2;
     else begin
           nextstate = S0;
           unlock = 0;
     end
    endcase
end
endmodule
```

```
/* tb_fsm_counter.sv */
`timescale 1ns/1ps
module tb_fsm_counter ();
    logic clk, A;
    logic reset;
    logic unlock;
                   dut0(.clk(clk), .reset(reset), .A(A),
    counter_test
.unlock(unlock));
    // clk sinyali olustur
    always
    begin
        clk = 0; #5; clk = 1; #5;
    end
    // active-high reset
    initial
    begin
        A = 0; reset = 1; #15;
        reset = 0; A = 1; #15;
        A = 0; #15;
        A = 1; #15;
        A = 0; #15;
        A = 1; #15;
        $stop;
    end
endmodule
```