

Outline

- AVR Architecture
- Register
- AVR instructions
- AVR program examples


AVR

- ullet Developed by $oldsymbol{\mathsf{A}}$ If-Egil Bogen and $oldsymbol{\mathsf{V}}$ egard Wollan
- Is a **R**ISC processor
- Advanced Virtual Risc processor





AVR

- Single cycle execution
 - One instruction per external clock
 - Low power consumption
- 32 Working Registers
 - All Directly connected to ALU!





Arsitektur AVR






AVR Architecture





AVR Register: Status Register

- Contains 8 different flags
- Flag will be updated after every ALU operation
- Example:
 - If the result of the CPU operation is "0", then flag 'zero' will be set to "1"




1

AVR Register: General Purpose

Bit 7 Bit 6 Bit 5 Bit 4	Bit 3 Bit 2	Bit 1 Bit 0
---	-------------	-------------


- Registers are special storages with 8 bits capacity.
- A register can store either:
 - numbers from 0 to 255 (unsigned),
 - numbers from -128 to +127 (signed),
 - ASCII-coded character
 - Any 8-bit data



AVR Register: General Purpose

Bit 7 Bit 6 Bit 5 Bit 4	Bit 3 Bit 2	Bit 1 Bit 0
---	-------------	-------------

- Special characteristics of registers:
 - They can be used directly in assembler commands.
 - Operations with their content require only a single command word.
 - They are connected directly to the ALU.
 - Can be used as source and target for calculations.
 - R26-R31 can be combined, resulting 3 16-bit Registers (X, Y, and Z)



YH

ZL

ZH

0x1D

0x1E

0x1F


R29

R30

R31

AVR has 32 register

RO, R1, R2, ... R31




AVR memiliki 32 register

RO, R1, R2, ... R31

Example 1:

LDI R16, 150





AVR memiliki 32 register

RO, R1, R2, ... R31


Example 1:

LDI R16, 150






ERROR



ERROR



Recommended use of the registers

- Define names for registers with .DEF directives.
- For example: .def reg1=r17
- If you need **pointer** access, reserve R26 to R31 for that purpose. [Memory and Adderssing]
- 16-bit **counter** are best located in R25:R24. [Interrupt]
- If you need to have access to **single bits** within certain registers (e.g. for testing flags), use R16 to R23 for that purpose.
- If you need to read from the **program memory**, e.g. fixed tables, reserve Z (R31:R30) and R0 for that purpose.

AVR Instruction

- Can have 2 operands, 1 operand, or 0 operand
- Example:
 - Addition: ADD R1, R2 (2 Operands)
 - 2's negation: NEG R5 (1 Operand)
 - Load Program Memory: LPM (0 Operand)

AVR

Mnemonic	Description	Mnemonic	Description	Mnemonic	Description
Flow Contro		Bit Manipu	lation	Load/Store	0
JMP ♦ RJMP	Jump absolute (24-bit) Branch relative (12-bit)	SEC/CLC SEH/CLH	Set/clear C flag (carry) Set/clear H flag (half carry)	MOV LD	Copy register to register Load indirect through X/Y/Z
IJMP ● RCALL	Jump indirect (Z) Call subroutine	SEN/CLN SEZ/CLZ	Set/clear N flag (negative) Set/clear Z flag (zero)	LD •	Load indirect with postincremnt Load indirect with predecremnt
ICALL • RET/RETI	Call subroutine indirect (Z) Return/from interrupt	SEI/CLI SES/CLS	Set/clear I flag (interrupt) Set/clear S flag (sign)	LDD •	Load indirect with 6-bit offset Load 8-bit immediate
CP/CPC CPI	Compare/with carry Compare with 8-bit immediate	SEV/CLV SET/CLT	Set/clear V flag (overflow) Set/clear T bit	LDS • LPS •	Load from 16-bit address Load from program space
CPSE SBRS/SBRC	Compare, skip if equal Skip if register bit set/clear	SBR/CBR BSET/BCLR	Set/clear bit in register Set/clear bit in status register	ST ST •	Store indirect through X/Y/Z Store indirect with postincremnt
SBIS/SBIC BRcc	Skip if I/O bit set/clear Conditional branch	SER/CLR SBI/CBI	Set/clear entire register Set/clear bit in I/O space	ST • STD •	Store indirect with predecremnt Store indirect with 6-bit offset
Logical		Arithmetic		STS •	Store to 16-bit address
ANDI OR	Logical AND Logical AND 8-bit immediate Logical OR	ADD/ADC ADIW SUB/SUBC	Add/with carry Add 6-bit immediate Subtract/with borrow	PUSH/POP BLD/BST	Input/output to/from I/O space Push/pop stack element Load/store T bit
ORI	Logical OR 8-bit immediate	SBIW	Subtract 6-bit immediate	Miscellaneo	
EOR LSL/LSR	Logical exclusive-OR Logical shift left/right by 1 bit	SUBI/SBCI INC/DEC	Subtract 8-bit imm/w borrow Increment/decrement register	NOP SLEEP	No operation Wait for interrupt
ROL/ROR	Rotate left/right by 1 bit	MUL ♦	Multiply 8 × 8 → 16	WDR	Watchdog reset
ASR COM/NEG	Arithmetic shift right by 1 bit One's/two's complement			6	
SWAP TST	Swap nibbles Test for zero or minus		Can use R16–R31 only Can use R24–R31 only	•	Not available on 90S1200, 1220 Future enhancement

AVR Operation Code (Opcode)

- Instruction formats of AVR ≠ MIPS
- Every AVR instruction has a unique opcode

AVR Instruction

Refer to "AVR Instruction" documentation

ADD – Add without Carry Description: Adds two registers without the C Flag and places the result in the destination register Rd. Operation: Add operation $Rd \leftarrow Rd + Rr$ **Program Counter:** Syntax: Operands: Impact on the Program Counter $0 \le d \le 31, \ 0 \le r \le 31$ ADD Rd.Rr $PC \leftarrow PC + 1$ Register(s) used by the 16-bit Opcode: instruction 0000 11rd The syntax Status Register (SREG) and Boolean Formula: Ν Z Impact on the **Status Register** Rd3•Rr3+Rr3•R3+R3•Rd3 Set if there was a carry from bit 3; cleared otherwise S: N ⊕ V, For signed tests. Rd7•Rr7•R7+Rd7•Rr7•R7 V: Set if two's complement overflow resulted from the operation; cleared otherwise. N: R7 Set if MSB of the result is set; cleared otherwise. R7• R6 •R5• R4 •R3 •R2 •R1 •R0 Set if the result is \$00; cleared otherwise. C: Rd7 •Rr7 +Rr7 •R7+ R7 •Rd7 Set if there was carry from the MSB of the result; cleared otherwise.

Contoh: AVR Opcode

ADD – Add without Carry

Description:

Adds two registers without the C Flag and places the result in the destination register Rd.

• Contoh:

Operation:


(i) Rd ← Rd + Rr

ADD R1, R5

Syntax: (i) ADD Rd,Rr Operands:

Program Counter: PC ← PC + 1

 $0 \le d \le 31, 0 \le r \le 31$ PC \leftarrow




Format opcode operasi ADD

Status Register (SREG) and Boolean Formula:

ı	Т	н	s	V	N	Z	С
-	-	⇔	⇔	⇔	⇔	⇔	⇔

- H: Rd3•Rr3+Rr3•R3•R3•Rd3
 Set if there was a carry from bit 3; cleared otherwise
- S: N ⊕ V, For signed tests.
- V: Rd7•Rr7•R7+Rd7•Rr7•R7
 Set if two's complement overflow resulted from the operation; cleared otherwise.
- N: R7 Set if MSB of the result is set; cleared otherwise.
- Z: R7• R6 •R5• R4 •R3 •R2 •R1 •R0
 Set if the result is \$00; cleared otherwise.
- C: Rd7 •Rr7 +Rr7 •R7+ R7 •Rd7 Set if there was carry from the MSB of the result; cleared otherwise.

Opcode:



Sample Program

.include "m8515def.inc"

forever:

ldi R26, 04

ldi R27, \$02

ld R16, X

andi R16, \$63

st X, R16

rjmp forever

LDI - Load Immediate

Description:

Loads an 8 bit constant directly to register 16 to 31.

Operation:

(i) $Rd \leftarrow K$

Syntax:

Operands:

Program Counter:

(i) LDI Rd,K

 $16 \le d \le 31, \ 0 \le K \le 255$

 $PC \leftarrow PC + 1$

16-bit Opcode:

1110	KKKK	dddd	KKKK

Status Register (SREG) and Boolean Formula:

I	Т	Н	S	V	N	Z	С
-	-	-	_	-	-	-	-

Example:

clr r31 ; Clear Z high byte

ldi r30,\$F0 ; Set Z low byte to \$F0

lpm ; Load constant from Program

; memory pointed to by Z

LDI - Load Immediate

ldi

R26, 04

1110 0000 1010 0100 = E0A4

Description:

Loads an 8 bit constant directly to register 16 to 31.

Operation:

- (i) $Rd \leftarrow K$
 - Syntax:

Operands:

(i) LDI Rd,K

 $16 \le d \le 31, 0 \le K \le 255$

Program Counter:

Rd = 26 = 1 1010

K = 04 = 0000 0100

 $PC \leftarrow PC + 1$

16-bit Opcode:

1110	KKKK	dddd	KKKK

Status Register (SREG) and Boolean Formula:

1	Т	Н	S	V	N	Z	С
_	_	_	_	_	_	-	-

Example:

clr r31 ; Clear Z high byte

ldi r30,\$F0 ; Set Z low byte to \$F0

lpm ; Load constant from Program

; memory pointed to by Z

LD – Load Indirect from Data Space to Register using Index X

Using the X-pointer:

Operation:

(i)	Rd ← (X)

(ii)
$$Rd \leftarrow (X)$$
 $X \leftarrow X + 1$

(iii)
$$X \leftarrow X - 1$$
 $Rd \leftarrow (X)$

Syntax: Operands:

(i)	LD Rd, X	$0 \leq d \leq 31$
(ii)	LD Rd. X+	$0 \le d \le 31$

(iii) LD Rd, -X
$$0 \le d \le 31$$

16-bit Opcode:

	(i)	1001	000d	dddd	1100
	(ii)	1001	000d	dddd	1101
1	(iii)	1001	000d	dddd	1110

Comment:

X: Unchanged

X: Post incremented

X: Pre decremented

Program Counter:

 $PC \leftarrow PC + 1$

 $PC \leftarrow PC + 1$

 $PC \leftarrow PC + 1$

ANDI – Logical AND with Immediate

Description:

Performs the logical AND between the contents of register Rd and a constant and places the result in the destination register Rd.

Operation:

(i) $Rd \leftarrow Rd \bullet K$

Syntax:

Operands:

Program Counter:

(i) ANDI Rd,K

 $16 \le d \le 31, \ 0 \le K \le 255$

 $\mathsf{PC} \leftarrow \mathsf{PC} + \mathsf{1}$

16-bit Opcode:

0111	KKKK	dddd	KKKK

ST – Store Indirect From Register to Data Space using Index X

Using the X-pointer:

Operation:

(i)
$$(X) \leftarrow Rr$$

(ii)
$$(X) \leftarrow Rr$$
 $X \leftarrow X+1$
(iii) $X \leftarrow X-1$ $(X) \leftarrow Rr$

Syntax: Operands:

(i)	ST X, Rr	$0 \leq r \leq 31$
(ii)	ST X+, Rr	$0 \le r \le 31$

 $(iii) \hspace{1cm} ST \text{-} X, \hspace{1cm} Rr \hspace{1cm} 0 \leq r \leq 31$

16-bit Opcode:

(i)	1001	001r	rrrr	1100
(ii)	1001	001r	rrrr	1101
(iii)	1001	001r	rrrr	1110

Comment:

X: Unchanged

X: Post incremented

X: Pre decremented

Program Counter:

 $PC \leftarrow PC + 1$

 $PC \leftarrow PC + 1$

 $PC \leftarrow PC + 1$

RJMP – Relative Jump

Description:

Relative jump to an address within PC - 2K +1 and PC + 2K (words). For AVR microcontrollers with Program memory not exceeding 4K words (8K bytes) this instruction can address the entire memory from every address location. See also JMP.

Operation:

 $PC \leftarrow PC + k + 1$ (i)

Operands: Syntax:

Program Counter: Stack


 $PC \leftarrow PC + k + 1$ RJMP k $-2K \le k < 2K$ Unchanged (i)

16-bit Opcode:

1100 KKKK KKKK KKKK

Sample Program

.include "m8515def.inc"



AVR Assembler

