

Tanvi Shama 200601196 Akshay Soni 200601148



DAIICT

PROJECT REPORT - UART



Digital System Architecture

S.No	Topic	Page No.
1.	PROJECT STATEMENT	3
2.	FUNCTIONAL SPECIFICATIONS	
	INTRODUCTION	3
	BASIC CONCEPT	3
	SERIAL CONNECTION	4
	APPROACH	4
	SYSTEM DIAGRAM	5
	FUNCTIONAL BLOCK DIAGRAM	6
3.	WORKING	
	TRANSMITTER	7
	RECEIVER	8
4.	SIMULATIONS	9
5.	RTL SCHEMATIC	
	TRANSMITTER	10
	RECEIVER	11
6.	SYNTHESIS REPORT AND TIMING ANALYSIS	12
7.	POST PLACE AND ROUTE SIMULATION	17
8.	RUNNING ON ACTUAL HARDWARE	
	BASIC STEPS	18
	HYPERTERMINAL SETUP	18
9.	VERIFICATION STRATEGY	21
10.	REFERENCES	21



PROJECT STATEMENT

Develop a Verilog based UART (Universal Asynchronous Receiver and Transmitter), and demonstrate its working (as both transmitter and receiver) by interfacing it to Microsoft Windows HyperTerminal.

FUNCTIONAL SPECIFICATIONS

Introduction

UART is a device that has the capability to both receive and transmit serial data. UART exchanges text data in an American Standard Code for Information Interchange (ASCII) format in which each alphabetical character is encoded by 7 bits and transmitted as 8 data bits. For transmission the UART protocol wraps this 8 bit subword with a start bit in the least significant bit (LSB) and a stop bit in the most significant bit (MSB) resulting in a 10 bit word format.

Start Data 0 Data 1 Data 2	Data 3 Data 4	Data 5 Data 6	Data 7 Stop	
----------------------------	---------------	---------------	-------------	--

Basic Concept

UART transmitter controls transmission by fetching a data word in parallel format and directing the UART to transmit it in a serial format. Likewise, the Receiver must detect transmission, receive the data in serial format, strip of the start and stop bits, and store the data word in a parallel format.

Since the UART is asynchronous in working, the receiver does not know when the data will come, so receiver generate local clock in order to synchronize to transmitter whenever start bit is received. Asynchronous transmission allows data to be transmitted without the sender having to send a clock signal to the receiver. The transmitter and receiver agree on timing parameters in advance and special bits are added to each word which is used to synchronize the sending and receiving units.


When a word is given to the UART for Asynchronous transmission, a bit called the "Start Bit" is added to the beginning of each word that is to be transmitted. The Star Bit is used to alert the receiver that a word of data is about to be sent, and to force the clock in the receiver into synchronization with the clock in the transmitter. After the Start Bit, the individual bits of the word of data are sent, with the Least Significant Bit (LSB) being sent first. Each bit in the transmission is transmitted for exactly the same amount of time as all of the other bits, and the receiver "looks" at the wire at approximately halfway through the period assigned to each bit to determine if the bit is a 1 or a 0. For example, if it takes two seconds to send each bit, the receiver will examine the signal to determine if it is a 1 or a 0 after one second has passed, then it will wait two seconds and then examine the value of the next bit, and so on. Then at least one



Stop Bit is sent by the transmitter. Because asynchronous data is "self synchronous", if there is no data to transmit, the transmission line can be idle.

Serial Connection

Serial Port used for UART is RS-232. It is a nine pin connector with each pin assigned with different functionality.




Approach

We approached the given problem statement by implementing the UART receiver and transmitter independently. First we tried to implement the UART transmitter due to its less complexity in working and implementation. We used 9600 BAUD rate for transmission of serial data and divided the system clock accordingly. Then we started to implement the UART receiver. We learned the concept of clock synchronization by taking the clock many times higher that the transmitting rate. For this we generated clock which is 8 times the transmitter BAUD rate to minimize the distortions in the incoming data. We followed the Finite State Machine (FSM) approach to code both UART transmitter and receiver.



System Diagram




The above figure shows the overall working of the UART and the HyperTerminal. UART as transmitter takes 8 – bit data from the switches and then transmits it bitwise through the RS-232 port and is displayed on the HyperTerminal of target machine. The "load switch" is used to load the transmit register of the UART and the "shift switch" is used to shift the data out from the shift register of the UART. UART as a receiver accepts the 8 – bit data word from the HyperTerminal through the RS-232 port and displays it on the LED's. The clock used by the UART receiver is 8 times the clock of the transmitter.



• Functional Block Diagram

Transmitter



Where

[7:0] din \rightarrow 8 bit data to be transmitted.

Load \rightarrow loads the transmit register with the data.


Shift \rightarrow shifts the data out from the shift register.

[1:0] select \rightarrow for selecting din.

[3:0] CS \rightarrow FSM state output.

Ready \rightarrow indicates when ready to receive data to transmit.

o Receiver





Where

 $read_not_ready_in$

Serial_in enable

 ${\sf Sample_counter}$

Bit_counter

read_not_ready_out
inc_sample_counter
clr_Sample_counter


inc_Bit_counter
clr_Bit_counter

load shift Error1 Error2

- → signals that the host is not ready to receive data.
- → serial bit stream received by the unit.
- → active enable bit.
- → counts the samples of a bit.
- → counts the bits that have been sampled.
- → signals that the receiver has received 8 bits.
- → increments Sample_counter.
- → clears Sample_counter.
- → increments Bit_counter.
- → clears Bit_counter.
- → causes RCV_shftreg to transfer data to RCV_datareg.
- → causes RCV_shftreg to shift towards the LSB.
- → asserts if host is not ready to receive data.
- → asserts if the stop bit is missing.


WORKING

Transmitter






• Receiver





SIMULATIONS

Transmitter




Receiver


We didn't see the simulation results for the UART receiver and implemented the design directly on chip which produced the desired results.



RTL SCHEMATIC


Transmitter








Receiver







SYNTHESIS REPORT AND TIMING ANALYSIS

Transmitter

Synthesis Report

HDL Synthesis Report

Macro Statistics

ROMs : 1 : 1 4x8-bit ROM # Counters : 1 32-bit up counter : 1 # Registers : 6 1-bit register : 3 4-bit register : 1 8-bit register : 1 9-bit register : 1

Final Report

Final Results

RTL Top Level Output File Name : uarttx.ngr
Top Level Output File Name : uarttx
Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : NO

Design Statistics

IOs : 12

Cell Usage:

FDCE

BELS : 141 GND : 1 # INV : 4 # LUT1 : 31 # LUT2 : 5 LUT3 : 7 LUT3 D : 1 LUT4 # : 17 # LUT4_D : 1 MUXCY : 39 MUXF5 : 3 VCC : 1 **XORCY** : 31 # FlipFlops/Latches : 52 FDC : 4

: 1



FDE : 6
FDPE : 9
FDR : 32
Clock Buffers : 1
BUFGP : 1
IO Buffers : 11
IBUF : 5
OBUF : 6

Device utilization summary:

Selected Device: 3s500efg320-5

Number of Slices: 35 out of 4656 0%

Number of Slice Flip Flops: 52 out of 9312 0%

Number of 4 input LUTs: 66 out of 9312 0%

Number of IOs: 12

Number of bonded IOBs: 12 out of 232 5% Number of GCLKs: 1 out of 24 4%

Timing Report

Clock Information:

-----+


Clock Signal | Clock buffer(FF name) | Load |
-----+

clk1 | BUFGP | 33 |

clock | NONE(Hold_2) | 19 |

INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:





Timing Summary:

Speed Grade: -5

Minimum period: 6.207ns (Maximum Frequency: 161.095MHz)

Minimum input arrival time before clock: 6.804ns Maximum output required time after clock: 4.655ns Maximum combinational path delay: No path found

Timing constraint: Default period analysis for Clock 'clock'

Clock period: 6.207ns (frequency: 161.095MHz)
Total number of paths / destination ports: 173 / 24

Delay: 6.207ns (Levels of Logic = 3)

Source: CS_0 (FF)

Destination: ready (FF)

Source Clock: clock rising

Destination Clock: clock rising

Receiver

Synthesis Report

HDL Synthesis Report

Macro Statistics

Counters : 3 32-bit up counter : 1 4-bit up counter : 1 5-bit up counter : 1 # Registers : 3 1-bit register : 1 8-bit register : 2 # Comparators : 1 4-bit comparator less :1

* Final Report *

Final Results

RTL Top Level Output File Name : UART_RX.ngr
Top Level Output File Name : UART_RX

Output Format : NGC
Optimization Goal : Speed
Keep Hierarchy : NO

Design Statistics



IOs : 15 Cell Usage: # BELS : 143 GND : 1 INV : 5 LUT1 : 31 LUT2 : 3 LUT2_L : 1 LUT3 : 7 LUT3_L : 1 LUT4 : 19 LUT4 D : 2 MUXCY : 39 MUXF5 : 2 VCC : 1 **XORCY** : 31 # FlipFlops/Latches : 60 FDE : 1 FDR : 33 **FDRE** : 25 **FDRS** : 1 # Clock Buffers : 2 BUFG : 1 **BUFGP** : 1 # IO Buffers : 14 **IBUF** : 3 OBUF : 11

Device utilization summary:

Selected Device: 3s500efg320-5

Number of Slices: 42 out of 4656 0% Number of Slice Flip Flops: 60 out of 9312 0% Number of 4 input LUTs: 69 out of 9312 0%

Number of IOs: 15

Number of bonded IOBs: 15 out of 232 6% Number of GCLKs: 2 out of 24 8%

.....



Timing Report

Clock Information:

-----+-----+

 Clock Signal
 | Clock buffer(FF name) | Load |

 -----+
 +-----+

 Sample_clk1
 | BUFGP | 33 |

 Sample_clk2
 | BUFG | 27 |

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -5

Minimum period: 5.790ns (Maximum Frequency: 172.701MHz)

Minimum input arrival time before clock: 5.624ns Maximum output required time after clock: 9.315ns Maximum combinational path delay: 6.543ns

Timing constraint: Default period analysis for Clock 'Sample_clk2'


Clock period: 5.790ns (frequency: 172.701MHz)
Total number of paths / destination ports: 405 / 61


.....

Delay: 5.790ns (Levels of Logic = 3)
Source: Sample_counter_3 (FF)
Destination: Sample_counter_0 (FF)
Source Clock: Sample_clk2 rising
Destination Clock: Sample_clk2 rising



POST PLACE AND ROUTE SIMULATION







RUNNING ON ACTUAL HARDWARE

Basic Steps

- ✓ In Xilinx click on Generate Programming File and then when it is complete click on Configure device (iMPACT).
- ✓ Then program the chip using this utility and on successful completion we will get an alert.
- ✓ Now we are ready to use it on hardware.
- ✓ We then have to configure the HyperTerminal as explained in next section.
- ✓ Now for receiver code if we type something on HyperTerminal, the value will be reflected on LEDs and in transmitter anything given from switches will be displayed on HyperTerminal.
- ✓ For transmitter first we select from two switches what we want to send. Then we reset, followed by load followed by shift. The character chosen will be then displayed on HyperTerminal.
- ✓ For receiver first we need to put on the enable switch and then anything typed on HyperTerminal will be displayed on LEDs.

HyperTerminal Setup




Figure 1: New Connection Screen






Figure 2: Connect To Screen






Figure 3: Settings




Figure 4: Transmitter Settings




Figure 5: Receiver Settings



VERIFICATION STRATEGY

For verification we followed the White Box Testing approach. While doing testing, we took into consideration following points:

- ✓ Is the data being sent from HyperTerminal is displayed properly on LEDs.
- ✓ Are we able to see the desired data on HyperTerminal when we send something from FPGA?
- ✓ Is the sample clock (8 times transmission clock) generated properly?
- ✓ We did simulations for both transmitter and receiver (not giving the simulation but working fine with hardware) on Xilinx ISE and the results are displayed in the Simulation section above.
- ✓ We calculated the Hexadecimal values of all the characters by hand and then matched the results of the kit with the calculations done by hand.
- ✓ For black box testing we gave different inputs and observed the outputs and matched them with desired ones which are beforehand known.
- ✓ If the sample clock generated at the receiver is not 8 times the transmitter clock then the output will differ from those of the correct ones.

REFERENCES

- ✓ Advance Digital Design using Verilog HDL by Michael D Ciletti.
- http://bwrc.eecs.berkeley.edu/people/grad_students/tinas/Fall04SFSU852/Lectures/UARTTrans mitterdoneinclassRev1.doc
- ✓ http://www.lammertbies.nl/comm/info/serial-uart.html
- √ http://www.linksprite.com/images/UART-RS232-1.jpg
- √ http://www.cyq.com/htdocs/hyperterminal.htm



ANNEXURE A

Transmitter

```
//-----
_____
// Uart Transmit Module
//
// Author: Akshay Soni (200601148)
// Tanvi Sharma (200601196)
//
// parameters:
// din.........8 bit bus of data that is to be sent out
// load......This signal write the data to a holding register and sets a
Ready flag to let the
                       transmitter know that there is data ready to go
//
out.
// clk1.....system clock.
// reset.....system reset, returns uart to an idle state and clears
// shift.....signal to let the system know when it is time to shift a
bit (this is the baud rate).
// txd.....transmit data output.
// ready.....status: 0 indicates no data in holding register.
//
          status: 1 indicates holding register is full.
//----
-----
module uarttx(load,clk1,reset,shift,txd,ready,CS,select);
  input load; // loads the transmit register
  to shift
                       // output data
  output txd;
                       // indicates ready to recieve char to transmit
   output ready;
  output [3:0]CS;
                       // states of the output
  reg ready;
                       // ready status bit
                       // transmit bit
  reg txd;
                    // nine bit shift register
// holding register for the data
// tells the shift register to shift its data
// tells the shift register to load its data
  reg [8:0] INT;
  reg [7:0] Hold;
  req doshift;
  reg doload;
                    // tells the shift register to .
// tells the ready bit to clear
  reg clearready;
                       // tells the ready bit to set
  reg setready;
  reg clock = 1'b0;
  reg [7:0] din = 8'h61; // data to be transmitted
  integer a = 0; // integer used for clock division
```



```
always @(select)
begin
  case(select)
  2'b00: din = 8'h62;
  2'b01: din = 8'h63;
          din = 8'h64;
  2'b10:
  2'b11:
          din = 8'h65;
  default: din = 8'h61;
  endcase
end
always @(posedge clk1)
begin
 if(a == 2604)
  begin
  a = 0;
  clock = ~clock;
  end
  else
  a = a+1;
end
always @(posedge clock)
begin
  if(load)
  begin
      end
end
always @(load)
  if(load)
      setready <= 1;
  else
      setready <= 0;</pre>
//-----
// Uart State machine
// LSB is the first bit to be transmitted in UART transmission.
// But the naming of the states is different from that.
       _____
parameter [3:0]
  UART IDLE
                    = 4'b0000,
               = 4'b0001,
= 4'b0010,
  UART STARTBIT
  UART BIT7
   UART BIT6
                    = 4'b0011,
```



```
UART BIT5
                    = 4'b0100,
                     = 4'b0101,
= 4'b0110,
   UART BIT4
                               4'b0110,
   UART BIT3
                        4'b0111,
   UART BIT2
                     =
                        4'b1000,
   UART BIT1
                     =
   UART_BIT0
                     =
                         4'b1001,
   UART STOPBIT
                          4'b1010;
// Declaration of current state and next state variables
reg [3:0] CS;
reg [3:0] NS;
always @ (posedge clock or posedge reset)
begin
   if (reset) CS <= UART IDLE;
   else CS <= NS;
end
always @ (CS or ready or shift)
begin
                                // case statement for the states
        case (CS)
              UART IDLE: begin
                    if (ready && shift) begin
                          NS <= UART STARTBIT;
                          doshift = 0;
                          doload = 1; //load data into shift register
                          clearready = 1;
                                               //clear ready bit
                    end
                    else begin
                          NS <= UART IDLE;
                          doshift = 0;
                          doload = 0;
                          clearready = 0;
                    end
              end
              UART STARTBIT: begin
                    if(shift) begin
                          NS <= UART BIT7; //go to next state
                          doshift = \overline{1};
                                           //shift data out register
                          doload = 0;
                          clearready = 0;
                    end
                    else begin
                          NS <= UART STARTBIT; //hold this state
                          doshift = 0;
                          doload = 0;
                          clearready = 0;
                    end
              end
              UART BIT7: begin
                    if(shift) begin
                          NS <= UART BIT6; //go to next state
```



```
doshift = 1;  //shift data out register
            doload = 0;
            clearready = 0;
      end
      else begin
            NS <= UART BIT7;
                                   //hold this state
            doshift = 0;
            doload = 0;
            clearready = 0;
      end
end
UART BIT6: begin
      if(shift) begin
            NS <= UART BIT5; //go to next state
            doshift = 1;
                               //shift data out register
            doload = 0;
            clearready = 0;
      end
      else begin
            NS <= UART BIT6; //hold this state
            doshift = \overline{0};
            doload = 0;
            clearready = 0;
      end
end
UART BIT5: begin
      if(shift) begin
            NS <= UART_BIT4; //go to next state
            doshift = \overline{1};
                               //shift data out register
            doload = 0;
            clearready = 0;
      end
      else begin
            NS <= UART BIT5; //hold this state
            doshift = 0;
            doload = 0;
            clearready = 0;
      end
end
UART BIT4: begin
      if(shift) begin
            NS <= UART BIT3; //go to next state
            doshift = 1;
                               //shift data out register
            doload = 0;
            clearready = 0;
      end
      else begin
            NS <= UART BIT4;
                              //hold this state
            doshift = \overline{0};
            doload = 0;
            clearready = 0;
      end
end
```



```
UART BIT3: begin
     if(shift)
                begin
           NS <= UART BIT2; //go to next state
           doshift = 1;
                             //shift data out register
           doload = 0;
           clearready = 0;
     end
     else begin
           NS <= UART BIT3; //hold this state
           doshift = 0;
           doload = 0;
           clearready = 0;
     end
end
UART BIT2: begin
     if(shift) begin
           NS <= UART BIT1; //go to next state
           doshift = 1;
                             //shift data out register
           doload = 0;
           clearready = 0;
     end
     else begin
           NS <= UART BIT2; //hold this state
           doshift = 0;
           doload = 0;
           clearready = 0;
     end
end
UART BIT1: begin
     if(shift) begin
           NS <= UART BITO; //go to next state
           doshift = 1;  //shift data out register
           doload = 0;
           clearready = 0;
     end
     else begin
           NS <= UART BIT1; //hold this state
           doshift = 0;
           doload = 0;
           clearready = 0;
     end
end
UART BIT0: begin
     if(shift) begin
           NS <= UART STOPBIT; //go to next state
           doshift = 1;  //shift data out register
           doload = 0;
           clearready = 0;
     end
     else begin
           NS <= UART BITO;
                              //hold this state
           doshift = 0;
           doload = 0;
           clearready = 0;
```



```
end
              end
              UART STOPBIT: begin
                    if(shift && !ready) begin
                          NS <= UART IDLE; //nothing more to do,
so idle
                          doshift = 0;
                          doload = 0;
                          clearready = 0;
                    end
                    else if (shift && ready) begin
                          NS <= UART_STARTBIT; //another byte waiting,
go do it
                          doshift = 0;
                          doload = 1;
   //load data into shift register
                          clearready = 1;
                                                 //clear ready bit
                    end
                    else begin
                          NS <= UART STOPBIT; //hold this state
                          doshift = \overline{0};
                          doload = 0;
                          clearready = 0;
                    end
              end
              default: begin
                    doshift = 0;
                    doload = 0;
                    clearready = 0;
                    NS <= UART_IDLE;
              end
        endcase
end
//----
// shift register
//
// shift register can do a load, and do a shift
always @(posedge clock or posedge reset)
begin
  if(reset) begin
        INT <= 9'b111111111;  //reset transmit register to all 1's</pre>
  end
  else begin
        if(doload) begin
              INT <= {Hold,1'b0}; //load data and set start bit to 0</pre>
              txd <= INT[0];</pre>
        end
        else if (doshift) begin
              INT <= {1'b1, INT[8:1]}; //shift data, shift in 1's</pre>
              txd <= INT[0];</pre>
        end
        else begin
```



```
txd <= INT[0];</pre>
       end
  end
end
//-----
// ready status bit
// when status == 1, this indicates that there is data waiting
//
               in the data holding register ready to be
//
               transmitted.
// when status == 0, data holding register is empty
//-----
always @ (posedge clock or posedge reset)
begin
  if(reset)
       ready <= 0;
                //always not ready at reset
  else begin
      if(setready)
           ready <= 1;
       else if(clearready)
           ready <= 0;
       else
           ready <= ready; //hold ready</pre>
  end
end
endmodule
```



• Receiver

```
`timescale 1ns / 1ps
/////
// Uart Transmit Module
//
// Author: Akshay Soni (200601148)
//
            Tanvi Sharma
                        (200601196)
//
//
//
//
//
//
//
/////
module
UART RX (RCV datareg, read not ready out, Error1, Error2, Serial in, read not ready
_in,Sample_clk1,
                          enable);
parameter word size = 8;
parameter half word = word size/2;
parameter Num_counter bits = 4;
parameter Num state bits = 2;
parameter idle = 2'b00;
parameter starting = 2'b01;
parameter receiving = 2'b10;
output [word size-1:0] RCV datareg;
output read not ready out,
           Error1, Error2;
input Serial in,
          Sample clk1,
          enable,
          read not ready in;
                                                Sample clk = 1'b0;
reg
                                                RCV datareg;
reg
     [word size-1:0]
                                RCV shftreg;
reg
reg
     [Num counter bits-1:0] Sample counter;
     [Num counter bits:0]
                               Bit counter;
reg
     [Num state bits-1:0]
reg
                               state, next state;
                                                inc Bit counter,
reg
clr Bit counter;
     inc Sample counter, clr Sample counter;
reg
                                                shift, load,
read not ready out;
                                                Error1, Error2;
reg
integer a = 0;
```



```
always @(posedge Sample clk1)
begin
      if(a == 326)
      begin
            Sample clk <= ~Sample clk;
            a <= 0;
      end
      else
            a \le a+1;
end
always @ (state or Serial in or read not ready in or Sample counter or
Bit counter)
begin
      read not ready out = 0;
      clr Sample counter = 0;
      clr Bit counter = 0;
      inc Sample counter = 0;
      inc Bit counter = 0;
      shift = 0;
     Error1 = 0;
     Error2 = 0;
     load = 0;
     next state = state;
      case(state)
      idle:
                         if(Serial in == 0)begin
                               next state = starting;
                               end
                  if(Serial in == 1)begin
      starting:
                               next state = idle;
                               clr Sample counter = 1;
                               end else
                               if(Sample_counter == half word-1)begin
                               next state = receiving;
                               clr Sample counter = 1;
                               end else inc_Sample_counter = 1;
      receiving: if(Sample counter < word size-1)</pre>
                               begin
                               inc_Sample_counter = 1;
                               next state = receiving;
                               end
                               else begin
                               clr_Sample_counter = 1;
                                     if(Bit counter != word size)begin
                                     shift = 1;
                                     inc Bit counter = 1;
                                     end
                                     else begin
                                     next state = idle;
```



```
read not ready out = 1;
                                       clr Bit counter = 1;
                                       if(read_not_ready_in == 1)Error1 = 1;
                                       else if (Serial in == 0) Error2 = 1;
                                       else load = 1;
                                end
                          end
      default:
                 next state = idle;
      endcase
end
always @ (posedge Sample clk) begin
      if(enable == 0)begin
      state <= idle;</pre>
      Sample counter <= 0;</pre>
      Bit counter <= 0;
      RCV datareg <= 0;
      RCV shftreg <= 0;
      end
      else
      begin
      state <= next state;</pre>
      if(clr_Sample_counter == 1)Sample_counter<=0;</pre>
      else if (inc Sample counter == 1) Sample counter <= Sample counter + 1;
      if(clr_Bit_counter == 1)Bit_counter <= 0;</pre>
      else if(inc_Bit_counter == 1)Bit_counter <= Bit_counter + 1;</pre>
      if(shift == 1)RCV_shftreg <= {Serial_in, RCV_shftreg[word_size-1:1]};</pre>
      if(load == 1)RCV datareg <= RCV shftreg;</pre>
      end
end
endmodule
```

