**Table 11. Configuration bytes***...continued*

| Bit | Field | Access via NFC | Access via $I^2C$ | Default values | Description |
|---|---|---|---|---|---|
| 7-0 | LAST_NDEF_BLOCK | R&W | R&W | 00h | $I^2C$ block address of $I^2C$ block, which contains last byte(s) of stored NDEF message. An NFC read of the last page of this $I^2C$ block sets the register NDEF_DATA_READ to 1b and triggers field detection pin if ED_OFF is set to 10b.<br>Valid range starts<br>from 01h (NFC page 04h)<br>up to 37h (NFC page DCh) CRN120 |
| **Configuration register: SRAM_MIRROR_BLOCK** | | | | | |
| 7-0 | SRAM_MIRROR_BLOCK | R&W | R&W | F8h | $I^2C$ block address of SRAM when mirrored into the User memory.<br>Valid range starts<br>from 01h (NFC page 04h)<br>up to 34h (NFC page D0h) CRN120 |
| **Configuration register: WDT_LS** | | | | | |
| 7-0 | WDT_LS | R&W | R&W | 48h | Least Significant byte of watchdog time control register |
| **Configuration register: WDT_MS** | | | | | |
| 7-0 | WDT_MS | R&W | R&W | 08h | Most Significant byte of watchdog time control register.<br>When writing WDT_MS byte, the content of WDT_MS and WDT_LS gets active for the watchdog timer. |
| **Configuration register: I2C_CLOCK_STR** | | | | | |
| 7-1 | RFU | R&W | R&W | 0000000b | RFU - all 7 bits SHALL be 0b |
| 0 | I2C_CLOCK_STR | R&W | R&W | 1b | Enables (1b) or disable (0b) the $I^2C$ clock stretching |
| **Configuration register: REG_LOCK** | | | | | |
| 7-2 | RFU | R&W | R&W | 000000b | RFU - all 6 bits SHALL be 0b |
| 1 | REG_LOCK_I2C[1] | R&W | R&W | 0b | $I^2C$ Configuration Lock Bit<br>0b: Configuration bytes may be changed via $I^2C$<br>1b: Configuration bytes cannot be changed via $I^2C$<br>Once set to 1b, cannot be reset to 0b anymore. |
| 0 | REG_LOCK_NFC[1] | R&W | R&W | 0b | NFC Configuration Lock Bit<br>0b: Configuration bytes may be changed via NFC<br>1b… Configuration bytes cannot be changed via NFC<br>Once set to 1b, cannot be reset to 0b anymore. |

[1] Setting both bits REG_LOCK_I2C and REG_LOCK_NFC to 1b, permanently locks write access to register default values (as no write is allowed anymore). As long as one bit is still 0b, the corresponding interface can still access and change the register lock bytes.