

NOP LOAD1: MAR $\leftarrow$ PC
LOADI Rn,X 0001000nX Rn $\leftarrow$ X

IF1: MAR $\leftarrow$ PC
IF2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC + 1
IF3: IR $\leftarrow$ MDR

LOADI1: MAR $\leftarrow$ PC
LOADI2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC+1
LOADI3: R0 $\leftarrow$ MDR if IR(0) = 0, R1 $\leftarrow$ MDR if IR(0) = 1

LOAD Rn,X 0010000n X Rn $\leftarrow$ M[X]

IF1: MAR $\leftarrow$ PC
IF2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC + 1
IF3: IR $\leftarrow$ MDR

LOAD1: MAR $\leftarrow$ PC
LOAD2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC+1
LOAD3: MAR $\leftarrow$ MDR
LOAD4: MDR $\leftarrow$ M[MAR]
LOAD5: R0 $\leftarrow$ MDR if IR(0) = 0, R1 $\leftarrow$ MDR if IR(0) = 1

STORE X,Rm 0011000m M[X] $\leftarrow$ Rm

IF1: MAR $\leftarrow$ PC
IF2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC + 1
IF3: IR $\leftarrow$ MDR

STORE1: MAR $\leftarrow$ PC
STORE2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC+1
STORE3: MAR $\leftarrow$ MDR
STORE4: MDR $\leftarrow$ R0 if IR(0) = 0, MDR $\leftarrow$ R1 if IR(0) = 1
STORE5: M[MAR] $\leftarrow$ MDR

MOVE Rn,Rm 0100000n Rn $\leftarrow$ Rm, m $\neq$ n

IF1: MAR $\leftarrow$ PC
IF2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC + 1
IF3: IR $\leftarrow$ MDR

MOVE1: R0 $\leftarrow$ R1 if IR(0) = 0, R1 $\leftarrow$ R0 if IR(0) = 1

ADD Rn,Rm 0101000n Rn $\leftarrow$ Rn + Rm, m $\neq$ n

IF1: MAR $\leftarrow$ PC
IF2: MDR $\leftarrow$ M[MAR], PC $\leftarrow$ PC + 1
IF3: IR $\leftarrow$ MDR

ADD1: $R0 \leftarrow R0 + R1$ if $IR(0) = 0$, $R1 \leftarrow R1 + R0$ if $IR(0) = 1$

SUB R_n, R_m 0110000n $R_n \leftarrow R_n - R_m, m \neq n$

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

SUB1: $R0 \leftarrow R0 + R1' + 1$ if $IR(0) = 0$, $R1 \leftarrow R1 + R0' + 1$ if $IR(0) = 1$

TESTNZ R_m 0111000m $Z \leftarrow \text{not } V, V = \text{OR of the bits of } R_m$

--test for not zero flag

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

TESTNZ1: $X \leftarrow \text{or}(R0)$ if $IR(0) = 0$, $X \leftarrow \text{or}(R1)$ if $IR(0) = 1$

TESTNZ2: $Z \leftarrow \text{not } X$

TESTZ R_m 1000000m $Z \leftarrow V, V = \text{OR of the bits of } R_m$

--test for zero flag

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

TESTZ1: $X \leftarrow \text{or}(R0)$ if $IR(0) = 0$, $X \leftarrow \text{or}(R1)$ if $IR(0) = 1$

TESTZ2: $Z \leftarrow X$

JUMP X 10010000 $X \text{ PC} \leftarrow X$

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

JUMP1: $MAR \leftarrow PC$

JUMP2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

JUMP3: $PC \leftarrow MDR$

JUMPZ X 10100000 $X \text{ If } (Z = 1) \text{ then } PC \leftarrow X$

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

JUMPZ1: $MAR \leftarrow PC$

JUMPZ2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

JUMPZ3: if ($Z = 1$) then $PC \leftarrow MDR$

LOADSP X 10110000 $X \ SP \leftarrow X$

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

LOADSP1: $MAR \leftarrow PC$

LOADSP2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

LOADSP3: $SP \leftarrow MDR$

PEEP Rn 1100000n $Rn \leftarrow M[SP]$

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

PEEP1: $MAR \leftarrow SP$

PEEP2: $MDR \leftarrow M[MAR]$

PEEP3: $R0 \leftarrow MDR$ if $IR(0) = 0$, $R1 \leftarrow MDR$ if $IR(0) = 1$

PUSH Rn 1101000n $M[--SP] \leftarrow Rn$ Pre-increment

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

PUSH1: $SP \leftarrow SP - 1$

PUSH2: $MAR \leftarrow SP$

PUSH3: $MDR \leftarrow R0$ if $IR(0) = 0$, $MDR \leftarrow R1$ if $IR(0) = 1$

PUSH4: $M[MAR] \leftarrow MDR$

POP Rn 1110000n $Rn \leftarrow M[SP++]$ Post-decrement

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

POP1: $MAR \leftarrow SP$

POP2: $MDR \leftarrow M[MAR]$

POP3: $SP \leftarrow SP + 1$

POP4: $R0 \leftarrow MDR$ if $IR(0) = 0$, $R1 \leftarrow MDR$ if $IR(0) = 1$

HALT 11110000 $PC \leftarrow 0$, stop microsequencer

IF1: $MAR \leftarrow PC$

IF2: $MDR \leftarrow M[MAR]$, $PC \leftarrow PC + 1$

IF3: $IR \leftarrow MDR$

HALT: $PC \leftarrow 0$

X = 8-bit data or address; $m, n = 0$ or 1 , $m \neq n$

Program Counter (PC) – 8 bits

Memory Address Register (MAR) – 8 bits

Instruction Register (IR) – 8 bits

Memory Data Register (MDR) – 8 bits

Register File (R0-R1) – 8 bits

Condition flip-flop (Z) – 1 bit $\leftarrow$ part of the enable/load of registers?

Stack Pointer (SP) – 8 bits