


#### VHDL components:

- 1. **Instruction Fetch:** This component accesses program memory, retrieves the current instruction, and updates the program counter.
- 2. **Instruction Decoder:** Responsible for interpreting the instruction and generating various control signals based on the instruction type (R, I, or J).
- 3. **Execution Unit:** Handles arithmetic and logical operations specified by the decoded instruction.
- 4. **Control Unit:** Manages the control signals, configuring them based on the instruction type (R, I, or J).
- 5. **Memory Interface (MEM):** Interfaces with external memory to load and store data.
- 6. Write-Back Unit: Records the computation result in RAM memory.
- 7. **UART (Universal Asynchronous Receiver-Transmitter):** Facilitates data transmission between the FPGA board and a computer.

## **Additional resources**

- + FPGA board (preferable Spartan3E because of the constraints);
- + Cable to connect the FPGA board to the computer;


# **Project outline**



\* pin numbers for -1200 die

## **PROJECT CALCULATION**

## 1. STATUS COODING



### 2. STATE DIAGRAM

STA	RI ACTU	ALE	STA	RI VIITO	ARE		IES	IRI				BISTA	BIL JK		
$Q_2$	$Q_1$	$Q_0$	$Q_2'$	$Q_1'$	$Q_0'$	$Y_3$	$Y_2$	$Y_1$	$Y_0$	$J_2$	$K_2$	$J_1$	$K_1$	$J_0$	$K_0$
0	0	0	0	$\bar{a}$	a	0	0	0	0	0	х	$\bar{a}$	х	a	х
0	0	1	а	ā	1	1	0	0	0	а	Х	$\bar{a}$	Х	Х	0
0	1	0	0	0	0	0	1	1	1	0	Х	Х	1	0	Х
0	1	1	1	1	b	1	1	0	0	1	Х	Х	0	Х	$ar{b}$
1	0	0	1	$ar{b}$	b	1	0	1	0	Х	0	$ar{b}$	Х	b	Х
1	0	1	0	1	0	1	1	1	0	Х	1	1	Х	Х	1
1	1	0	1	0	0	0	1	1	0	Х	0	Х	1	0	Х
1	1	1	1	0	1	1	1	0	1	Х	0	Х	0	Х	0

#### 3. CALCULATION OF BISTABLE FUNCTIONS JK

$Q_2, Q_1$ $Q_0$	00	01	11	10
0	0	0	Х	Х
1	a	1	х	х

$$J_2 = a * \overline{Q_2} * Q_0 + Q_1 * Q_0$$

$Q_0$ $Q_1$	00	01	11	10
0	Х	х	0	0
1	Х	Х	0	1
•			·	

$Q_0$		11	10
<b>0</b>	х	х	$\bar{b}$
1 <u>ā</u>	Х	х	1

$$= \int_{1} \overline{a} \cdot \overline{Q_2} + \overline{b} \cdot Q_2 + Q_2 \cdot Q_0$$

$Q_2, Q_1$	00	01	11	10
0	х	1	1	х
1	Х	0	0	Х

$Q_2,Q_1$	00	01	11	10
0	a	0	0	b
1	Х	Х	х	Х

$$J_0$$
=a\* $\overline{Q_1}$ \* $\overline{Q_2}$ +b\* $Q_2$ \* $\overline{Q_1}$ 

 $K_1 = \overline{Q_0}$ 

$Q_2, Q_1$	00	01	11	10
0	х	х	х	х
1	0	$\overline{b}$	0	1

$$K_0 = \overline{b} * Q_1 * \overline{Q_2} + \overline{Q_1} * Q_2$$

#### 4. OUTPUTS CALCULATION

$Q_0$ $Q_1$	00	01	11	10
0	0	0	0	1
1	1	1	1	1

$$Y_3 = Q_2 * \overline{Q_1} + Q_0$$

$Q_0$ $Q_1$	00	01	11	10
0	0	1	1	0
1	0	1	1	1

$$Y_2 = Q_1 + Q_0 * Q_1$$

$Q_2, Q_1$	00	01	11	10
0	0	1	1	1
1	0	0	0	1

$$Y_1 = \overline{Q_0} * Q_1 + \overline{Q_1} * Q_2 + \overline{Q_0} * Q_2$$

$Q_0$ $Q_1$	00	01	11	10
0	0	1	0	0
1	0	0	1	0

$$Y_0 = \overline{Q_0} * \overline{Q_2} * Q_1 + Q_1 * Q_2 * Q_0$$