
LSM6DSL



iNEMO inertial module: always-on 3D accelerometer and 3D gyroscope

Datasheet - preliminary data



Features

- Power consumption: 0.4 mA in combo normal mode and 0.65 mA in combo high-performance mode
- "Always-on" experience with low power consumption for both accelerometer and gyroscope
- · Smart FIFO up to 4 kbyte based on features set
- Compliant with Android K, L, and M
- Hard, soft ironing for external magnetic sensor corrections
- ±2/±4/±8/±16 g full scale
- ±125/±245/±500/±1000/±2000 dps full scale
- Analog supply voltage: 1.71 V to 3.6 V
- Independent IOs supply (1.62 V)
- Compact footprint, 2.5 mm x 3 mm x 0.83 mm
- SPI & I²C serial interface with main processor data synchronization feature
- Pedometer, step detector and step counter
- Significant motion and tilt function
- Standard interrupts: free-fall, wakeup, 6D/4D orientation, click and double-click
- · Embedded temperature sensor
- ECOPACK®, RoHS and "Green" compliant

Applications

- · Motion tracking and gesture detection
- · Collecting sensor data
- Indoor navigation
- IoT and connected devices
- · Intelligent power saving for handheld devices
- Vibration monitoring and compensation

Description

The LSM6DSL is a system-in-package featuring a 3D digital accelerometer and a 3D digital gyroscope performing at 0.65 mA in high-performance mode and enabling always-on low-power features for an optimal motion experience for the consumer.

The LSM6DSL supports main OS requirements, offering real, virtual and batch sensors with 4 kbyte for dynamic data batching.

ST's family of MEMS sensor modules leverages the robust and mature manufacturing processes already used for the production of micromachined accelerometers and gyroscopes.

The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DSL has a full-scale acceleration range of $\pm 2/\pm 4/\pm 8/\pm 16$ g and an angular rate range of $\pm 125/\pm 245/\pm 500/\pm 1000/\pm 2000$ dps.

High robustness to mechanical shock makes the LSM6DSL the preferred choice of system designers for the creation and manufacturing of reliable products.

The LSM6DSL is available in a plastic land grid array (LGA) package.

Table 1. Device summary

Part number	Temp. range [°C]	Package	Packing
LSM6DSL	-40 to +85	LGA-14L	Tray
LSM6DSLTR	-40 to +85	(2.5x3x0.83mm)	Tape & Reel

Contents LSM6DSL

Contents

1	Ove	view
2	Emb	edded low-power features16
	2.1	Tilt detection
3	Pin o	description17
	3.1	Pin connections
4	Mod	ule specifications
	4.1	Mechanical characteristics
	4.2	Electrical characteristics
	4.3	Temperature sensor characteristics
	4.4	Communication interface characteristics
		4.4.1 SPI - serial peripheral interface
		4.4.2 I ² C - inter-IC control interface
	4.5	Absolute maximum ratings
	4.6	Terminology
		4.6.1 Sensitivity
		4.6.2 Zero-g and zero-rate level
5	Fund	ctionality
	5.1	Operating modes
	5.2	Gyroscope power modes
	5.3	Accelerometer power modes
	5.4	Block diagram of filters
		5.4.1 Block diagrams of the gyroscope filters
		5.4.2 Block diagram of the accelerometer filters
	5.5	FIFO 32
		5.5.1 Bypass mode
		5.5.2 FIFO mode
		5.5.3 Continuous mode
		5.5.4 Continuous-to-FIFO mode
		5.5.5 Bypass-to-Continuous mode



		5.5.6	FIFO reading procedure	4
6	Digit	al inter	faces 35	5
	6.1	I ² C/SP	PI interface	5
	6.2	Master	⁻ I ² C	5
	6.3	I ² C ser	rial interface	6
		6.3.1	I ² C operation	6
	6.4	SPI bu	s interface 38	3
		6.4.1	SPI read	9
		6.4.2	SPI write	
		6.4.3	SPI read in 3-wire mode	0
7	Appl	ication	hints	1
	7.1	LSM6E	OSL electrical connections in Mode 1 4	1
	7.2	LSM6E	OSL electrical connections in Mode 2	2
8	Regi	ster ma	pping	3
9	Regi	ster des	scription47	7
	9.1	FUNC_	_CFG_ACCESS (01h)	7
	9.2	SENS	OR_SYNC_TIME_FRAME (04h)47	7
	9.3	SENS	OR_SYNC_RES_RATIO (05h)	7
	9.4	FIFO_	CTRL1 (06h)	3
	9.5	FIFO_	CTRL2 (07h)	3
	9.6	FIFO_	CTRL3 (08h)	9
	9.7	FIFO_	CTRL4 (09h)	0
	9.8	FIFO_	CTRL5 (0Ah)	1
	9.9	DRDY	_PULSE_CFG_G (0Bh)	2
	9.10	INT1_0	CTRL (0Dh)	2
	9.11	INT2_0	CTRL (0Eh) 53	3
	9.12	WHO_	AM_I (0Fh)	3
	9.13		 I_XL (10h)	
	9.14			
	9.15		、	
	9.16		1_C (13h)	

9.17	CTRL5_C (14h)	57
9.18	CTRL6_C (15h)	59
9.19	CTRL7_G (16h)	60
9.20	CTRL8_XL (17h)	60
9.21	CTRL9_XL (18h)	61
9.22	CTRL10_C (19h)	61
9.23	MASTER_CONFIG (1Ah)	62
9.24	WAKE_UP_SRC (1Bh)	63
9.25	TAP_SRC (1Ch)	63
9.26	D6D_SRC (1Dh)	64
9.27	STATUS_REG (1Eh)	65
9.28	OUT_TEMP_L (20h), OUT_TEMP_H (21h)	65
9.29	OUTX_L_G (22h)	66
9.30	OUTX_H_G (23h)	66
9.31	OUTY_L_G (24h)	66
9.32	OUTY_H_G (25h)	67
9.33	OUTZ_L_G (26h)	67
9.34	OUTZ_H_G (27h)	67
9.35	OUTX_L_XL (28h)	68
9.36	OUTX_H_XL (29h)	68
9.37	OUTY_L_XL (2Ah)	68
9.38	OUTY_H_XL (2Bh)	68
9.39	OUTZ_L_XL (2Ch)	69
9.40	OUTZ_H_XL (2Dh)	69
9.41	SENSORHUB1_REG (2Eh)	69
9.42	SENSORHUB2_REG (2Fh)	69
9.43	SENSORHUB3_REG (30h)	70
9.44	SENSORHUB4_REG (31h)	70
9.45	SENSORHUB5_REG (32h)	70
9.46	SENSORHUB6_REG (33h)	70
9.47	SENSORHUB7_REG (34h)	
9.48	SENSORHUB8_REG(35h)	71
9.49	SENSORHUB9 REG (36h)	71

9.50	SENSORHUB10_REG (37h)	71
9.51	SENSORHUB11_REG (38h)	72
9.52	SENSORHUB12_REG (39h)	72
9.53	FIFO_STATUS1 (3Ah)	72
9.54	FIFO_STATUS2 (3Bh)	73
9.55	FIFO_STATUS3 (3Ch)	73
9.56	FIFO_STATUS4 (3Dh)	74
9.57	FIFO_DATA_OUT_L (3Eh)	74
9.58	FIFO_DATA_OUT_H (3Fh)	74
9.59	TIMESTAMP0_REG (40h)	75
9.60	TIMESTAMP1_REG (41h)	75
9.61	TIMESTAMP2_REG (42h)	75
9.62	STEP_TIMESTAMP_L (49h)	76
9.63	STEP_TIMESTAMP_H (4Ah)	76
9.64	STEP_COUNTER_L (4Bh)	76
9.65	STEP_COUNTER_H (4Ch)	77
9.66	SENSORHUB13_REG (4Dh)	77
9.67	SENSORHUB14_REG (4Eh)	77
9.68	SENSORHUB15_REG (4Fh)	77
9.69	SENSORHUB16_REG (50h)	78
9.70	SENSORHUB17_REG (51h)	78
9.71	SENSORHUB18_REG (52h)	78
9.72	FUNC_SRC (53h)	
9.73	TAP_CFG (58h)	79
9.74	TAP_THS_6D (59h)	80
9.75	INT_DUR2 (5Ah)	81
9.76	WAKE_UP_THS (5Bh)	81
9.77	WAKE_UP_DUR (5Ch)	82
9.78	FREE_FALL (5Dh)	82
9.79	MD1_CFG (5Eh)	83
9.80	MD2_CFG (5Fh)	83
9.81	MASTER_CMD_CODE (60h)	84
9.82	SENS_SYNC_SPI_ERROR_CODE (61h)	84

	9.83	OUT_MAG_RAW_X_L (66h)	85
	9.84	OUT_MAG_RAW_X_H (67h)	85
	9.85	OUT_MAG_RAW_Y_L (68h)	85
	9.86	OUT_MAG_RAW_Y_H (69h)	85
	9.87	OUT_MAG_RAW_Z_L (6Ah)	86
	9.88	OUT_MAG_RAW_Z_H (6Bh)	86
	9.89	X_OFS_USR (73h)	86
	9.90	Y_OFS_USR (74h)	86
	9.91	Z_OFS_USR (75h)	87
10	Embe	edded functions register mapping	88
11	Embe	edded functions registers description	90
	11.1	SLV0_ADD (02h)	90
	11.2	SLV0_SUBADD (03h)	90
	11.3	SLAVE0_CONFIG (04h)	90
	11.4	SLV1_ADD (05h)	91
	11.5	SLV1_SUBADD (06h)	91
	11.6	SLAVE1_CONFIG (07h)	92
	11.7	SLV2_ADD (08h)	92
	11.8	SLV2_SUBADD (09h)	92
	11.9	SLAVE2_CONFIG (0Ah)	93
	11.10	SLV3_ADD (0Bh)	93
	11.11	SLV3_SUBADD (0Ch)	93
	11.12	SLAVE3_CONFIG (0Dh)	94
	11.13	DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh)	94
	11.14	CONFIG_PEDO_THS_MIN (0Fh)	94
	11.15	SM_THS (13h)	95
	11.16	PEDO_DEB_REG (14h)	95
	11.17	STEP_COUNT_DELTA (15h)	95
	11.18	MAG_SI_XX (24h)	96
	11.19	MAG_SI_XY (25h)	96
	11.20	MAG_SI_XZ (26h)	96
	11.21	MAG_SI_YX (27h)	96

14	Revis	sion history
	13.2	LGA-14 packing information
	13.1	LGA-14L package information
13	Packa	age information
12	Solde	ering information
		MAG_OFFZ_H (32h)
		MAG_OFFZ_L (31h)
		MAG_OFFY_H (30h)
		MAG_OFFY_L (2Fh)
		MAG_OFFX_H (2Eh)
		MAG_OFFX_L (2Dh)
		MAG_SI_ZZ (2Ch)
		MAG_SI_ZY (2Bh)
		MAG_SI_ZX (2Ah)
		MAG_SI_YZ (29h) 97
		MAG_SI_YY (28h) 97

Contents

List of tables LSM6DSL

List of tables

Table 1.	Device summary	1
Table 2.	Pin description	19
Table 3.	Mechanical characteristics	20
Table 4.	Electrical characteristics	23
Table 5.	Temperature sensor characteristics	24
Table 6.	SPI slave timing values	25
Table 7.	I ² C slave timing values	26
Table 8.	Absolute maximum ratings	27
Table 9.	Serial interface pin description	35
Table 10.	Master I ² C pin details	35
Table 11.	I ² C terminology	36
Table 12.	SAD+Read/Write patterns	
Table 13.	Transfer when master is writing one byte to slave	37
Table 14.	Transfer when master is writing multiple bytes to slave	37
Table 15.	Transfer when master is receiving (reading) one byte of data from slave	37
Table 16.	Transfer when master is receiving (reading) multiple bytes of data from slave	37
Table 17.	Registers address map	43
Table 18.	FUNC_CFG_ACCESS register	47
Table 19.	FUNC_CFG_ACCESS register description	47
Table 20.	SENSOR_SYNC_TIME_FRAME register	47
Table 21.	SENSOR_SYNC_TIME_FRAME register description	47
Table 22.	SENSOR_SYNC_RES_RATIO register	47
Table 23.	SENSOR_SYNC_RES_RATIO register description	48
Table 24.	FIFO_CTRL1 register	48
Table 25.	FIFO_CTRL1 register description	48
Table 26.	FIFO_CTRL2 register	48
Table 27.	FIFO_CTRL2 register description	
Table 28.	FIFO_CTRL3 register	49
Table 29.	FIFO_CTRL3 register description	
Table 30.	Gyro FIFO decimation setting	49
Table 31.	Accelerometer FIFO decimation setting	
Table 32.	FIFO_CTRL4 register	50
Table 33.	FIFO_CTRL4 register description	50
Table 34.	Fourth FIFO data set decimation setting	50
Table 35.	Third FIFO data set decimation setting	50
Table 36.	FIFO_CTRL5 register	51
Table 37.	FIFO_CTRL5 register description	51
Table 38.	FIFO ODR selection	51
Table 39.	FIFO mode selection	
Table 40.	DRDY_PULSE_CFG_G register	52
Table 41.	DRDY_PULSE_CFG_G register description	52
Table 42.	INT1_CTRL register	52
Table 43.	INT1_CTRL register description	52
Table 44.	INT2_CTRL register	53
Table 45.	INT2_CTRL register description	53
Table 46.	WHO_AM_I register	53
Table 47.	CTRL1_XL register	54
Table 48	CTRL1 XI register description	54



LSM6DSL List of tables

Table 49.	Accelerometer ODR register setting	
Table 50.	CTRL2_G register	
Table 51.	CTRL2_G register description	
Table 52.	Gyroscope ODR configuration setting	
Table 53.	CTRL3_C register	
Table 54.	CTRL3_C register description	
Table 55.	CTRL4_C register	
Table 56.	CTRL4_C register description	
Table 57.	CTRL5_C register	
Table 58.	CTRL5_C register description	
Table 59.	Output registers rounding pattern	
Table 60.	Angular rate sensor self-test mode selection	
Table 61.	Linear acceleration sensor self-test mode selection	
Table 62.	CTRL6_C register	59
Table 63.	CTRL6_C register description	
Table 64.	Gyroscope LPF1 bandwidth selection	59
Table 65.	CTRL7_G register	
Table 66.	CTRL7_G register description	60
Table 67.	CTRL8_XL register	60
Table 68.	CTRL8_XL register description	60
Table 69.	Accelerometer bandwidth selection	61
Table 70.	CTRL9_XL register	61
Table 71.	CTRL9_XL register description	61
Table 72.	CTRL10_C register	61
Table 73.	CTRL10_C register description	62
Table 74.	MASTER_CONFIG register	62
Table 75.	MASTER_CONFIG register description	62
Table 76.	WAKE_UP_SRC register	63
Table 77.	WAKE_UP_SRC register description	63
Table 78.	TAP_SRC register	
Table 79.	TAP_SRC register description	63
Table 80.	D6D_SRC register	
Table 81.	D6D_SRC register description	64
Table 82.	STATUS_REG register	
Table 83.	STATUS_REG register description	65
Table 84.	OUT_TEMP_L register	65
Table 85.	OUT_TEMP_H register	65
Table 86.	OUT_TEMP register description	65
Table 87.	OUTX_L_G register	66
Table 88.	OUTX_L_G register description	66
Table 89.	OUTX_H_G register	66
Table 90.	OUTX_H_G register description	66
Table 91.	OUTY_L_G register	66
Table 92.	OUTY_L_G register description	66
Table 93.	OUTY_H_G register	67
Table 94.	OUTY_H_G register description	67
Table 95.	OUTZ_L_G register	67
Table 96.	OUTZ_L_G register description	
Table 97.	OUTZ_H_G register	67
Table 98.	OUTZ_H_G register description	67
Table 99.	OUTX_L_XL register	
Table 100.	OUTX_L_XL register description	68



Table 101.	OUTX_H_XL register	
Table 102.	OUTX_H_XL register description	
Table 103.	OUTY_L_XL register	
Table 104.	OUTY_L_XL register description	
Table 105.	OUTY_H_G register	
Table 106.	OUTY_H_G register description	
Table 107.	OUTZ_L_XL register	
Table 108.	OUTZ_L_XL register description	
Table 109.	OUTZ_H_XL register	
Table 110.	OUTZ_H_XL register description	
Table 111.	SENSORHUB1_REG register	69
Table 112.	SENSORHUB1_REG register description	60
Table 113.	SENSORHUB2_REG register	
Table 114.	SENSORHUB2_REG register description	
Table 115.	SENSORHUB3_REG register	70
Table 116. Table 117.		
Table 117.	SENSORHUB4_REG register	
Table 116.	SENSORHUB5_REG register	
Table 119.	SENSORHUB5_REG register description	70
Table 120.	SENSORHUB6_REG register	
Table 121.	SENSORHUB6_REG register description	70
Table 123.	SENSORHUB7_REG register	71
Table 123.	SENSORHUB7_REG register description	71
Table 125.	SENSORHUB8_REG register	71
Table 126.	SENSORHUB8_REG register description	
Table 127.	SENSORHUB9_REG register	
Table 128.	SENSORHUB9_REG register description	71
Table 129.	SENSORHUB10_REG register	71
Table 130.	SENSORHUB10_REG register description	71
Table 131.	SENSORHUB11_REG register	
Table 132.	SENSORHUB11_REG register description	72
Table 133.	SENSORHUB12_REG register	
Table 134.	SENSORHUB12_REG register description	
Table 135.	FIFO_STATUS1 register	
Table 136.	FIFO_STATUS1 register description	
Table 137.	FIFO STATUS2 register	
Table 138.	FIFO_STATUS2 register description	
Table 139.	FIFO_STATUS3 register	
Table 140.	FIFO_STATUS3 register description	73
Table 141.	FIFO_STATUS4 register	74
Table 142.	FIFO_STATUS4 register description	74
Table 143.	FIFO_DATA_OUT_L register	74
Table 144.	FIFO_DATA_OUT_L register description	74
Table 145.	FIFO_DATA_OUT_H register	
Table 146.	FIFO_DATA_OUT_H register description	74
Table 147.	TIMESTAMP0_REG register	
Table 148.	TIMESTAMP0_REG register description	
Table 149.	TIMESTAMP1_REG register	
Table 150.	TIMESTAMP1_REG register description	
Table 151.	TIMESTAMP2_REG register	
Table 152	TIMESTAMP2 REG register description	75



LSM6DSL List of tables

Table 153.	STEP_TIMESTAMP_L register	76
Table 154.	STEP_TIMESTAMP_L register description	
Table 155.	STEP_TIMESTAMP_H register	
Table 156.	STEP_TIMESTAMP_H register description	
Table 157.	STEP_COUNTER_L register	
Table 158.	STEP_COUNTER_L register description	
Table 159.	STEP_COUNTER_H register	
Table 160.	STEP_COUNTER_H register description.	
Table 160.	SENSORHUB13_REG register	
Table 161.		
	SENSORHUB13_REG register description	
Table 163.	SENSORHUB14_REG register	
Table 164.	SENSORHUB14_REG register description	77
Table 165.	SENSORHUB15_REG register	
Table 166.	SENSORHUB15_REG register description	
Table 167.	SENSORHUB16_REG register	
Table 168.	SENSORHUB16_REG register description	
Table 169.	SENSORHUB17_REG register	
Table 170.	SENSORHUB17_REG register description	
Table 171.	SENSORHUB18_REG register	
Table 172.	SENSORHUB18_REG register description	
Table 173.	FUNC_SRC register	
Table 174.	FUNC_SRC register description	
Table 175.	TAP_CFG register	79
Table 176.	TAP_CFG register description	80
Table 177.	TAP_THS_6D register	80
Table 178.	TAP_THS_6D register description	
Table 179.	Threshold for D4D/D6D function	80
Table 180.	INT_DUR2 register	
Table 181.	INT_DUR2 register description	
Table 182.	WAKE_UP_THS register	81
Table 183.	WAKE_UP_THS register description	
Table 184.	WAKE_UP_DUR register	82
Table 185.	WAKE_UP_DUR register description	82
Table 186.	FREE_FALL register	
Table 187.	FREE_FALL register description	82
Table 188.	Threshold for free-fall function	82
Table 189.	MD1_CFG register	83
Table 190.	MD1_CFG register description	83
Table 191.	MD2_CFG register	
Table 192.	MD2_CFG register description	
Table 193.	MASTER CMD CODE register	
Table 194.	MASTER_CMD_CODE register description	
Table 195.	SENS_SYNC_SPI_ERROR_CODE register	
Table 196.	SENS SYNC SPI ERROR CODE register description	
Table 197.	OUT_MAG_RAW_X_L register	
Table 198.	OUT_MAG_RAW_X_L register description	85
Table 199.	OUT_MAG_RAW_X_H register	
Table 200.	OUT MAG RAW X H register description	
Table 201.	OUT_MAG_RAW_Y_L register	
Table 202.	OUT_MAG_RAW_Y_L register description	
Table 202.	OUT_MAG_RAW_Y_H register	
Table 203.	OUT MAG RAW Y H register description	
. abic 207.	001_m; (0_13 (44_1_1) 10gloter deposition 1	55



Table 205.	OUT_MAG_RAW_Z_L register	86
Table 206.	OUT_MAG_RAW_Z_L register description	
Table 207.	OUT_MAG_RAW_Z_H register	
Table 208.	OUT_MAG_RAW_Z_H register description	
Table 209.	X_OFS_USR register	
Table 210.	X OFS USR register description	
Table 211.	Y_OFS_USR register	
Table 212.	Y_OFS_USR register description	
Table 213.	Z_OFS_USR register	
Table 214.	Z_OFS_USR register description	
Table 215.	Registers address map - embedded functions	
Table 216.	SLV0_ADD register	
Table 217.	SLV0_ADD register description	
Table 218.	SLV0_SUBADD register	
Table 219.	SLV0_SUBADD register description	
Table 220.	SLAVE0_CONFIG register	
Table 221.	SLAVE0_CONFIG register description	
Table 222.	SLV1_ADD register	
Table 223.	SLV1_ADD register description	
Table 224.	SLV1_SUBADD register	
Table 225.	SLV1_SUBADD register description	
Table 226.	SLAVE1_CONFIG register	92
Table 227.	SLAVE1_CONFIG register description	92
Table 228.	SLV2_ADD register	92
Table 229.	SLV2_ADD register description	92
Table 230.	SLV2_SUBADD register	92
Table 231.	SLV2_SUBADD register description	92
Table 232.	SLAVE2_CONFIG register	93
Table 233.	SLAVE2_CONFIG register description	93
Table 234.	SLV3_ADD register	
Table 235.	SLV3_ADD register description	
Table 236.	SLV3_SUBADD register	
Table 237.	SLV3_SUBADD register description	
Table 238.	SLAVE3_CONFIG register	
Table 239.	SLAVE3_CONFIG register description	
Table 240.	DATAWRITE_SRC_MODE_SUB_SLV0 register	
Table 241.	DATAWRITE_SRC_MODE_SUB_SLV0 register description	
Table 242.	CONFIG_PEDO_THS_MIN register	
Table 243.	DATAWRITE_SRC_MODE_SUB_SLV0 register description	
Table 244.	SM_THS register	95
Table 245.	SM_THS register description	
Table 246.	PEDO_DEB_REG register default values	
Table 247.	PEDO_DEB_REG register description	
Table 248.	STEP_COUNT_DELTA register	
Table 249.	STEP_COUNT_DELTA register description	
Table 250.	MAG_SI_XX register	96
Table 251.	MAG_SI_XX register description	
Table 252.	MAG_SI_XY register	
Table 253.	MAG_SI_XY register description	
Table 254.	MAG_SI_XZ register	
Table 255.	MAG_SI_XZ register description	
Table 256	MAG_SL YX register	96

LSM6DSL List of tables

Table 257.	MAG_SI_YX register description	96
Table 258.	MAG_SI_YY register	
Table 259.	MAG_SI_YY register description	97
Table 260.	MAG_SI_YZ register	97
Table 261.	MAG_SI_YZ register description	97
Table 262.	MAG_SI_ZX register	
Table 263.	MAG_SI_ZX register description	
Table 264.	MAG_SI_ZY register	
Table 265.	MAG_SI_ZY register description	
Table 266.	MAG_SI_ZZ register	
Table 267.	MAG_SI_ZZ register description	
Table 268.	MAG_OFFX_L register	
Table 269.	MAG_OFFX_L register description	
Table 270.	MAG_OFFX_H register	
Table 271.	MAG_OFFX_L register description	
Table 272.	MAG_OFFY_L register	
Table 273.	MAG_OFFY_L register description	
Table 274.	MAG_OFFY_H register	
Table 275.	MAG_OFFY_L register description	
Table 276.	MAG_OFFZ_L register	
Table 277.	MAG_OFFZ_L register description	
Table 278.	MAG_OFFZ_H register	
Table 279.	MAG_OFFX_L register description	
Table 280.	Reel dimensions for carrier tape of LGA-14 package	
Table 281	Document revision history	104



List of figures LSM6DSL

List of figures

Figure 1.	Pin connections	
Figure 2.	LSM6DSL connection modes	
Figure 3.	SPI slave timing diagram	25
Figure 4.	I ² C slave timing diagram	26
Figure 5.	Block diagram of filters	
Figure 6.	Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2	
Figure 7.	Accelerometer chain	
Figure 8.	Accelerometer composite filter	
Figure 9.	Read and write protocol	
Figure 10.	SPI read protocol	
Figure 11.	Multiple byte SPI read protocol (2-byte example)	
Figure 12.	SPI write protocol	
Figure 13.	Multiple byte SPI write protocol (2-byte example)	40
Figure 14.	SPI read protocol in 3-wire mode	40
Figure 15.	LSM6DSL electrical connections in Mode 1	41
Figure 16.	LSM6DSL electrical connections in Mode 2	42
Figure 17.	LGA-14L 2.5x3x0.86 mm package outline and mechanical data	101
Figure 18.	Carrier tape information for LGA-14 package	102
Figure 19.	LGA-14 package orientation in carrier tape	102
Figure 20	Reel information for carrier tane of LGA-14 package	103



LSM6DSL Overview

1 Overview

The LSM6DSL is a system-in-package featuring a high-performance 3-axis digital accelerometer and 3-axis digital gyroscope.

The integrated power-efficient modes are able to reduce the power consumption down to 0.65 mA in high-performance mode, combining always-on low-power features with superior sensing precision for an optimal motion experience for the consumer thanks to ultra-low noise performance for both the gyroscope and accelerometer.

The LSM6DSL delivers best-in-class motion sensing that can detect orientation and gestures in order to empower application developers and consumers with features and capabilities that are more sophisticated than simply orienting their devices to portrait and landscape mode.

The event-detection interrupts enable efficient and reliable motion tracking and contextual awareness, implementing hardware recognition of free-fall events, 6D orientation, click and double-click sensing, activity or inactivity, and wakeup events.

The LSM6DSL supports main OS requirements, offering real, virtual and batch mode sensors. In addition, the LSM6DSL can efficiently run the sensor-related features specified in Android, saving power and enabling faster reaction time. In particular, the LSM6DSL has been designed to implement hardware features such as significant motion, tilt, pedometer functions, timestamping and to support the data acquisition of an external magnetometer with ironing correction (hard, soft).

The LSM6DSL offers hardware flexibility to connect the pins with different mode connections to external sensors to expand functionalities such as adding a sensor hub, etc.

Up to 4 kbyte of FIFO with dynamic allocation of significant data (i.e. external sensors, timestamp, etc.) allows overall power saving of the system.

Like the entire portfolio of MEMS sensor modules, the LSM6DSL leverages the robust and mature in-house manufacturing processes already used for the production of micromachined accelerometers and gyroscopes. The various sensing elements are manufactured using specialized micromachining processes, while the IC interfaces are developed using CMOS technology that allows the design of a dedicated circuit which is trimmed to better match the characteristics of the sensing element.

The LSM6DSL is available in a small plastic land grid array (LGA) package of $2.5 \times 3.0 \times 0.83$ mm to address ultra-compact solutions.

2 Embedded low-power features

The LSM6DSL has been designed to be fully compliant with Android, featuring the following on-chip functions:

- · 4 kbyte data buffering
 - 100% efficiency with flexible configurations and partitioning
 - possibility to store timestamp
- Event-detection interrupts (fully configurable):
 - free-fall
 - wakeup
 - 6D orientation
 - click and double-click sensing
 - activity / inactivity recognition
- Specific IP blocks with negligible power consumption and high-performance:
 - pedometer functions: step detector and step counters
 - tilt (Android compliant, refer to Section 2.1: Tilt detection for additional info
 - significant motion (Android compliant)
- Sensor hub
 - up to 6 total sensors: 2 internal (accelerometer and gyroscope) and 4 external sensors
- Data rate synchronization with external trigger for reduced sensor access and enhanced fusion

2.1 Tilt detection

The tilt function helps to detect activity change and has been implemented in hardware using only the accelerometer to achieve both the targets of ultra-low power consumption and robustness during the short duration of dynamic accelerations.

It is based on a trigger of an event each time the device's tilt changes. For a more customized user experience, in the LSM6DSL the tilt function is configurable through:

- a programmable average window
- a programmable average threshold

The tilt function can be used with different scenarios, for example:


- Triggers when phone is in a front pants pocket and the user goes from sitting to standing or standing to sitting;
- b) Doesn't trigger when phone is in a front pants pocket and the user is walking, running or going upstairs.



LSM6DSL Pin description

3 Pin description

Figure 1. Pin connections



1. Leave pin electrically unconnected and soldered to PCB.

Pin description LSM6DSL

3.1 Pin connections

The LSM6DSL offers flexibility to connect the pins in order to have three different mode connections and functionalities. In detail:

- **Mode 1**: I²C slave interface or SPI (3- and 4-wire) serial interface is available;
- **Mode 2**: I²C slave interface or SPI (3- and 4-wire) serial interface and I²C interface master for external sensor connections are available;




Figure 2. LSM6DSL connection modes

In the following table each mode is described for the pin connection and function.

LSM6DSL Pin description

Table 2. Pin description

Pin#	Name	Mode 1 function	Mode 2 function	
1	SDO/SA0	SPI 4-wire interface serial data output (SDO) I ² C least significant bit of the device address (SA0)	SPI 4-wire interface serial data output (SDO) I ² C least significant bit of the device address (SA0)	
2	SDx	Connect to VDDIO or GND	I ² C serial data master (MSDA)	
3	SCx	Connect to VDDIO or GND	I ² C serial clock master (MSCL)	
4	INT1	Programm	nable interrupt 1	
5	VDDIO ⁽¹⁾	Power sup	oply for I/O pins	
6	GND	0 \	/ supply	
7	GND	0 \	/ supply	
8	VDD ⁽¹⁾	Pow	er supply	
9	INT2	Programmable interrupt 2 (INT2) / Data enable (DEN)	Programmable interrupt 2 (INT2)/ Data enable (DEN)/ I ² C master external synchronization signal (MDRDY)	
10	NC ⁽²⁾	Leave u	unconnected	
11	NC ⁽²⁾	Leave unconnected		
12	CS	I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)	I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)	
13	SCL	I ² C serial clock (SCL) SPI serial port clock (SPC)	I ² C serial clock (SCL) SPI serial port clock (SPC)	
14	SDA	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	I ² C serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)	

^{1.} Recommended 100 nF filter capacitor.

^{2.} Leave pin electrically unconnected and soldered to PCB.

4 Module specifications

4.1 Mechanical characteristics

@ Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 3. Mechanical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
				±2		
LA FS	Linear acceleration			±4]
LA_FS	measurement range			±8		- g
				±16		
				±125		
				±245		
G_FS	Angular rate measurement range			±500		dps
	inicasurement range			±1000		
				±2000		
		FS = ±2		0.061		
14.00	Linear conformation consists its (2)	FS = ±4		0.122	1	a// CD
LA_So	Linear acceleration sensitivity ⁽²⁾	FS = ±8	1	0.244	1	m <i>g</i> /LSB
		FS = ±16	1	0.488	1	
		FS = ±125		4.375		
	Angular rate sensitivity ⁽²⁾	FS = ±245	1	8.75	1	
G_So		FS = ±500	1	17.50	1	mdps/LSB
		FS = ±1000	1	35		
		FS = ±2000		70		
LA_SoDr	Linear acceleration sensitivity change vs. temperature ⁽³⁾	from -40° to +85° delta from T=25°		±1		%
G_SoDr	Angular rate sensitivity change vs. temperature ⁽³⁾	from -40° to +85° delta from T=25°		±1.5		%
LA_TyOff	Linear acceleration zero-g level offset accuracy ⁽⁴⁾			±40		m <i>g</i>
G_TyOff	Angular rate zero-rate level ⁽⁴⁾			±3		dps
LA_OffDr	Linear acceleration zero-g level change vs. temperature ⁽³⁾			±0.5		mg/°C
G_OffDr	Angular rate typical zero-rate level change vs. temperature ⁽³⁾			±0.05		dps/°C
Rn	Rate noise density in high- performance mode ⁽⁵⁾			4.5		mdps/√Hz
RnRMS	Gyroscope RMS noise in normal/low-power mode ⁽⁶⁾			75		mdps



Table 3. Mechanical characteristics (continued)

RMS $\frac{\text{Acceleration RMS noise}}{\text{In normal/low-power mode}^{(8)(9)}} = \frac{\text{FS} = \pm 8 \ g}{\text{FS} = \pm 16 \ g} = \frac{130}{1.8}$ $\frac{\text{FS} = \pm 2 \ g}{\text{FS} = \pm 4 \ g} = \frac{2.0}{\text{FS} = \pm 8 \ g}$ $\frac{\text{FS} = \pm 8 \ g}{\text{FS} = \pm 16 \ g} = \frac{2.4}{1.6}$ $\frac{\text{FS} = \pm 16 \ g}{\text{FS} = \pm 16 \ g} = \frac{1.6(10)}{12.5}$ $\frac{12.5}{26}$ $\frac{26}{52}$ $\frac{52}{104}$ $\frac{104}{208}$ $\frac{208}{416}$ $\frac{416}{833}$	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
RMS $Acceleration RMS noise in normal/low-power mode^{(8)(9)}$ $FS = \pm 2 g$ $S = \pm 4 g$ $S = \pm 8 g$ $S = \pm 16 g$ $S = \pm 1$	- μ <i>g</i> /√Hz
RMS Acceleration RMS noise in normal/low-power mode FS = ± 4 g 2.0 FS = ± 8 g 2.4 FS = ± 16 g 3.0 1.6 12.5 26 52 104 208 416 833 833	
RMS in normal/low-power mode $^{(8)(9)}$ FS = ±8 g 2.4 FS = ±16 g 3.0 $^{1.6^{(10)}}$ 12.5 26 52 104 208 rate $^{1.6}$ 12.5 416 g 3.3	
In normal/low-power mode FS = $\pm 8 g$ 2.4 FS = $\pm 16 g$ 3.0 1.6 ⁽¹⁰⁾ 12.5 26 52 104 208 416 833	(DMO)
LA_ODR Linear acceleration output data rate 1.6 ⁽¹⁰⁾ 1.6 ⁽¹⁰⁾ 12.5 26 52 104 208 416 833	mg(RMS)
LA_ODR Linear acceleration output data rate 12.5 26 52 104 208 416 833	
LA_ODR Linear acceleration output data rate 26 52 104 208 416 833	
LA_ODR Linear acceleration output data rate 52 104 208 416 833	
LA_ODR Linear acceleration output data rate 104 208 416 833	
LA_ODR Linear acceleration output data rate 208 416 833	
rate 208 416 833	
416 833	
1666	
3332	
6664	Hz
12.5	
26	
52	
104	
G_ODR Angular rate output data rate	
- 416	
833	
1666	
3332	
6664	
Linear acceleration self-test output change $(11)(12)$ FS = 2 g 90 1700	m <i>g</i>
Vst Angular rate FS = 245 dps 20 80	dps
self-test output change ⁽¹³⁾⁽¹⁴⁾ FS = 2000 dps 150 700	dps
Top Operating temperature range -40 +85	

- 1. Typical specifications are not guaranteed.
- 2. Sensitivity values after factory calibration test and trimming
- 3. Measurements are performed in a uniform temperature setup and they are based on characterization data in a limited number of samples. Not measured during final test for production.
- 4. Values after factory calibration test and trimming.
- 5. Gyroscope rate noise density in high-performance mode is independent of the ODR and FS setting.
- 6. Gyroscope RMS noise in normal/low-power mode is independent of the ODR and FS setting.
- 7. Accelerometer noise density in high-performance mode is independent of the ODR.



- 8. Accelerometer RMS noise in normal/low-power mode is independent of the ODR.
- 9. Noise RMS related to BW = ODR /2 (for ODR /9, typ value can be calculated by Typ *0.6).
- 10. This ODR is available when accelerometer is in low-power mode.
- 11. The sign of the linear acceleration self-test output change is defined by the STx_XL bits in CTRL5_C (14h), Table 61 for all axes.
- 12. The linear acceleration self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) OUTPUT[LSb] (self-test disabled). 1LSb = 0.061 mg at ±2 g full scale.
- 13. The sign of the angular rate self-test output change is defined by the STx_G bits in CTRL5_C (14h), Table 60 for all axes.
- 14. The angular rate self-test output change is defined with the device in stationary condition as the absolute value of: OUTPUT[LSb] (self-test enabled) OUTPUT[LSb] (self-test disabled). 1LSb = 70 mdps at ±2000 dps full scale.



4.2 Electrical characteristics

0 Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ. ⁽¹⁾	Max.	Unit
Vdd	Supply voltage		1.71	1.8	3.6	V
Vdd_IO	Power supply for I/O		1.62		Vdd + 0.1	V
IddHP	Gyroscope and accelerometer current consumption in high-performance mode	ODR = 1.6 kHz		0.65		mA
IddNM	Gyroscope and accelerometer current consumption in normal mode	ODR = 208 Hz		0.45		mA
IddLP	Gyroscope and accelerometer current consumption in low-power mode	ODR = 52 Hz		0.29		mA
LA_lddHP	Accelerometer current consumption in high-performance mode	ODR < 1.6 kHz ODR ≥ 1.6 kHz		150 160		μA
LA_lddNM	Accelerometer current consumption in normal mode	ODR = 208 Hz		85		μA
LA_lddLM	Accelerometer current consumption in low-power mode	ODR = 52 Hz ODR = 12.5 Hz ODR = 1.6 Hz		25 9 4.5		μΑ
IddPD	Gyroscope and accelerometer current consumption during power-down			3		μA
Ton	Turn-on time			35		ms
V _{IH}	Digital high-level input voltage		0.7 * VDD_IO			V
V _{IL}	Digital low-level input voltage				0.3 * VDD_IO	V
V _{OH}	High-level output voltage	I _{OH} = 4 mA ⁽²⁾	VDD_IO - 0.2			V
V _{OL}	Low-level output voltage	I _{OL} = 4 mA ⁽²⁾			0.2	V
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specifications are not guaranteed.

^{2. 4} mA is the maximum driving capability, i.e. the maximum DC current that can be sourced/sunk by the digital pad in order to guarantee the correct digital output voltage levels V_{OH} and V_{OL} .

4.3 Temperature sensor characteristics

0 Vdd = 1.8 V, T = 25 °C unless otherwise noted.

Table 5. Temperature sensor characteristics

Symbol	Parameter	Test condition	Min.	Typ. ⁽¹⁾	Max.	Unit
TODR ⁽²⁾	Temperature refresh rate			52		Hz
Toff	Temperature offset ⁽³⁾		-15		+15	°C
TSen	Temperature sensitivity			256		LSB/°C
TST	Temperature stabilization time ⁽⁴⁾				500	μs
T_ADC_res	Temperature ADC resolution			16		bit
Тор	Operating temperature range		-40		+85	°C

^{1.} Typical specifications are not guaranteed.

^{2.} When the accelerometer is in Low-Power mode and the gyroscope part is turned off, the TODR value is equal to the accelerometer ODR.

^{3.} The output of the temperature sensor is 0 LSB (typ.) at 25 $^{\circ}\text{C}.$

^{4.} Time from power ON bit to valid data based on characterization data.

Communication interface characteristics 4.4

4.4.1 SPI - serial peripheral interface

Subject to general operating conditions for Vdd and Top.

Table 6. SPI slave timing values

Symbol	Parameter	Valu	Value ⁽¹⁾	
Symbol	Farameter	Min	Max	Unit
t _{c(SPC)}	SPI clock cycle	100		ns
f _{c(SPC)}	SPI clock frequency		10	MHz
t _{su(CS)}	CS setup time	5		
t _{h(CS)}	CS hold time	20		
t _{su(SI)}	SDI input setup time	5		
t _{h(SI)}	SDI input hold time	15		ns
t _{v(SO)}	SDO valid output time		50	
t _{h(SO)}	SDO output hold time	5]
t _{dis(SO)}	SDO output disable time		50	

Values are guaranteed at 10 MHz clock frequency for SPI with both 4 and 3 wires, based on characterization results, not tested in production




Figure 3. SPI slave timing diagram

Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both input and output Note: ports.

4.4.2 I²C - inter-IC control interface


Subject to general operating conditions for Vdd and Top.

Table 7. I²C slave timing values

Cumbal	Parameter	I ² C standard mode ⁽¹⁾		I ² C fast	mode ⁽¹⁾	Unit
Symbol	Parameter	Min	Max	Min	Max	Unit
f _(SCL)	SCL clock frequency	0	100	0	400	kHz
t _{w(SCLL)}	SCL clock low time	4.7		1.3		
t _{w(SCLH)}	SCL clock high time	4.0		0.6		⊢ μs
t _{su(SDA)}	SDA setup time	250		100		ns
t _{h(SDA)}	SDA data hold time	0	3.45	0	0.9	μs
t _{h(ST)}	START condition hold time	4		0.6		
t _{su(SR)}	Repeated START condition setup time	4.7		0.6		
t _{su(SP)}	STOP condition setup time	4		0.6		⊣ μs
t _{w(SP:SR)}	Bus free time between STOP and START condition	4.7		1.3		

^{1.} Data based on standard I^2C protocol requirement, not tested in production.

Figure 4. I²C slave timing diagram



Note: Measurement points are done at 0.2·Vdd_IO and 0.8·Vdd_IO, for both ports.

Absolute maximum ratings 4.5

Stresses above those listed as "Absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Table 8. Absolute maximum ratings

Symbol	Ratings	Maximum value	Unit
Vdd	Supply voltage	-0.3 to 4.8	V
T _{STG}	Storage temperature range -40 to +125		°C
Sg	Acceleration g for 0.2 ms		g
ESD	Electrostatic discharge protection (HBM) 2		kV
Vin	Input voltage on any control pin (including CS, SCL/SPC, SDA/SDI/SDO, SDO/SA0)	0.3 to Vdd_IO +0.3	V

Note: Supply voltage on any pin should never exceed 4.8 V.



This device is sensitive to mechanical shock, improper handling can cause permanent damage to the part.



This device is sensitive to electrostatic discharge (ESD), improper handling can cause permanent damage to the part.



4.6 Terminology

4.6.1 Sensitivity

Linear acceleration sensitivity can be determined, for example, by applying 1 g acceleration to the device. Because the sensor can measure DC accelerations, this can be done easily by pointing the selected axis towards the ground, noting the output value, rotating the sensor 180 degrees (pointing towards the sky) and noting the output value again. By doing so, ± 1 g acceleration is applied to the sensor. Subtracting the larger output value from the smaller one, and dividing the result by 2, leads to the actual sensitivity of the sensor. This value changes very little over temperature and over time. The sensitivity tolerance describes the range of sensitivities of a large number of sensors (see *Table 3*).

An angular rate gyroscope is a device that produces a positive-going digital output for counterclockwise rotation around the axis considered. Sensitivity describes the gain of the sensor and can be determined by applying a defined angular velocity to it. This value changes very little over temperature and time (see *Table 3*).

4.6.2 Zero-g and zero-rate level

Linear acceleration zero-*g* level offset (TyOff) describes the deviation of an actual output signal from the ideal output signal if no acceleration is present. A sensor in a steady state on a horizontal surface will measure 0 *g* on both the X-axis and Y-axis, whereas the Z-axis will measure 1 *g*. Ideally, the output is in the middle of the dynamic range of the sensor (content of OUT registers 00h, data expressed as 2's complement number). A deviation from the ideal value in this case is called zero-*g* offset.

Offset is to some extent a result of stress to MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Linear acceleration zero-g level change vs. temperature" in *Table 3*. The zero-g level tolerance (TyOff) describes the standard deviation of the range of zero-g levels of a group of sensors.

Zero-rate level describes the actual output signal if there is no angular rate present. The zero-rate level of precise MEMS sensors is, to some extent, a result of stress to the sensor and therefore the zero-rate level can slightly change after mounting the sensor onto a printed circuit board or after exposing it to extensive mechanical stress. This value changes very little over temperature and time (see *Table 3*).



LSM6DSL Functionality

5 Functionality

5.1 Operating modes

In the LSM6DSL, the accelerometer and the gyroscope can be turned on/off independently of each other and are allowed to have different ODRs and power modes.

The LSM6DSL has three operating modes available:

- only accelerometer active and gyroscope in power-down
- only gyroscope active and accelerometer in power-down
- both accelerometer and gyroscope sensors active with independent ODR

The accelerometer is activated from power-down by writing ODR_XL[3:0] in CTRL1_XL (10h) while the gyroscope is activated from power-down by writing ODR_G[3:0] in CTRL2_G (11h). For combo-mode the ODRs are totally independent.

5.2 Gyroscope power modes

In the LSM6DSL, the gyroscope can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the G_HM_MODE bit in *CTRL7_G* (16h). If G_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the G_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

5.3 Accelerometer power modes

In the LSM6DSL, the accelerometer can be configured in four different operating modes: power-down, low-power, normal mode and high-performance mode. The operating mode selected depends on the value of the XL_HM_MODE bit in *CTRL6_C (15h)*. If XL_HM_MODE is set to '0', high-performance mode is valid for all ODRs (from 12.5 Hz up to 6.66 kHz).

To enable the low-power and normal mode, the XL_HM_MODE bit has to be set to '1'. Low-power mode is available for lower ODRs (1.6, 12.5, 26, 52 Hz) while normal mode is available for ODRs equal to 104 and 208 Hz.

Functionality LSM6DSL

5.4 Block diagram of filters

Low **Gyro UI/OIS** ADC1 **Pass** _ cs S Front-end UI SCL/SPC SDA/SDIO I2C/SPI Ε M Regs Interface SDO Array, Ε Ν XL ADC2 **FIFO** S M Low Front-end ■INT1 **Pass** S 0 Interrupt Mng R INT2 Temperature Sensor Clock & Phase Generator Voltage and Trimming Circuit & Test Interface **Power** current **FTP** Management reference

Figure 5. Block diagram of filters

5.4.1 Block diagrams of the gyroscope filters

In the LSM6DSL, the gyroscope filtering chain depends on the mode configuration as follows:

Mode1 (for User Interface (UI) and Electronic Image Stabilization (EIS) functionality) and Mode2

ADC HPEN_G FTYPE[1:0] LPF1_SEL_G AND MODE 2

Figure 6. Gyroscope digital chain - Mode 1 (UI/EIS) and Mode 2

In this configuration, the gyroscope ODR is selectable from 12.5 Hz up to 6.66 kHz. A low-pass filter (LPF1) is available, for more details about the filter characteristics see *Table 64: Gyroscope LPF1 bandwidth selection*.

Data can be acquired from the output registers and FIFO over the I²C/SPI interface.

LSM6DSL **Functionality**


5.4.2 Block diagram of the accelerometer filters

In the LSM6DSL, the filtering chain for the accelerometer part is composed of the following:

- Analog filter (anti-aliasing)
- Digital filter (LPF1)
- Composite filter

Details of the block diagram appear in the following figure.

Figure 7. Accelerometer chain



The configuration of the digital filter can be set using the LPF1_BW_SEL bit in CTRL1_XL (10h) and the INPUT COMPOSITE bit in CTRL8 XL (17h).




Figure 8. Accelerometer composite filter

Functionality LSM6DSL

5.5 FIFO

The presence of a FIFO allows consistent power saving for the system since the host processor does not need continuously poll data from the sensor, but it can wake up only when needed and burst the significant data out from the FIFO.

The LSM6DSL embeds 4 kbytes data FIFO to store the following data:

- gyroscope
- accelerometer
- external sensors
- step counter and timestamp
- temperature

Writing data in the FIFO can be configured to be triggered by the:

- accelerometer/gyroscope data-ready signal; in which case the ODR must be lower than or equal to both the accelerometer and gyroscope ODRs;
- sensor hub data-ready signal;
- step detection signal.

In addition, each data can be stored at a decimated data rate compared to FIFO ODR and it is configurable by the user, setting the *FIFO_CTRL3 (08h)* and *FIFO_CTRL4 (09h)* registers. The available decimation factors are 2, 3, 4, 8, 16, 32.

The programmable FIFO threshold can be set in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)* using the FTH [11:0] bits.

To monitor the FIFO status, dedicated registers (*FIFO_STATUS1 (3Ah)*, *FIFO_STATUS2 (3Bh)*, *FIFO_STATUS3 (3Ch)*, *FIFO_STATUS4 (3Dh)*) can be read to detect FIFO overrun events, FIFO full status, FIFO empty status, FIFO threshold status and the number of unread samples stored in the FIFO. To generate dedicated interrupts on the INT1 and INT2 pads of these status events, the configuration can be set in *INT1_CTRL (0Dh)* and *INT2_CTRL (0Eh)*.

The FIFO buffer can be configured according to five different modes:

- Bypass mode
- FIFO mode
- Continuous mode
- Continuous-to-FIFO mode
- Bypass-to-continuous mode

Each mode is selected by the FIFO_MODE_[2:0] bits in the *FIFO_CTRL5 (0Ah)* register. To guarantee the correct acquisition of data during the switching into and out of FIFO mode, the first sample acquired must be discarded.

5.5.1 Bypass mode

In Bypass mode ($FIFO_CTRL5$ (OAh) ($FIFO_MODE_[2:0] = 000$), the FIFO is not operational and it remains empty.

Bypass mode is also used to reset the FIFO when in FIFO mode.

LSM6DSL Functionality

5.5.2 FIFO mode

In FIFO mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 001) data from the output channels are stored in the FIFO until it is full.

To reset FIFO content, Bypass mode should be selected by writing *FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0]) to '000' After this reset command, it is possible to restart FIFO mode by writing *FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0]) to '001'.

FIFO buffer memorizes up to 4096 samples of 16 bits each but the depth of the FIFO can be resized by setting the FTH [11:0] bits in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)*. If the STOP_ON_FTH bit in *CTRL4_C (13h)* is set to '1', FIFO depth is limited up to FTH [11:0] bits in *FIFO_CTRL1 (06h)* and *FIFO_CTRL2 (07h)*.

5.5.3 Continuous mode

Continuous mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 110) provides a continuous FIFO update: as new data arrives, the older data is discarded.

A FIFO threshold flag *FIFO_STATUS2* (3Bh)(FTH) is asserted when the number of unread samples in FIFO is greater than or equal to *FIFO_CTRL1* (06h) and *FIFO_CTRL2* (07h)(FTH [11:0]).

It is possible to route *FIFO_STATUS2 (3Bh)* (FTH) to the INT1 pin by writing in register *INT1_CTRL (0Dh)* (INT1_FTH) = '1' or to the INT2 pin by writing in register *INT2_CTRL (0Eh)* (INT2_FTH) = '1'.

A full-flag interrupt can be enabled, *INT1_CTRL* (*0Dh*) (INT_FULL_FLAG) = '1', in order to indicate FIFO saturation and eventually read its content all at once.

If an overrun occurs, at least one of the oldest samples in FIFO has been overwritten and the OVER_RUN flag in FIFO_STATUS2 (3Bh) is asserted.

In order to empty the FIFO before it is full, it is also possible to pull from FIFO the number of unread samples available in *FIFO_STATUS1* (3Ah) and *FIFO_STATUS2* (3Bh) (DIFF_FIFO[11:0]).

5.5.4 Continuous-to-FIFO mode

In Continuous-to-FIFO mode (*FIFO_CTRL5 (0Ah)* (FIFO_MODE_[2:0] = 011), FIFO behavior changes according to the trigger event detected in one of the following interrupt registers *FUNC_SRC (53h)*, *TAP_SRC (1Ch)*, *WAKE_UP_SRC (1Bh)* and *D6D_SRC (1Dh)*.

When the selected trigger bit is equal to '1', FIFO operates in FIFO mode.

When the selected trigger bit is equal to '0', FIFO operates in Continuous mode.

5.5.5 Bypass-to-Continuous mode

In Bypass-to-Continuous mode (*FIFO_CTRL5 (0Ah)*) (FIFO_MODE_[2:0] = '100'), data measurement storage inside FIFO operates in Continuous mode when selected triggers in one of the following interrupt registers *FUNC_SRC (53h)*, *TAP_SRC (1Ch)*, *WAKE_UP_SRC (1Bh)* and *D6D_SRC (1Dh)* are equal to '1', otherwise FIFO content is reset (Bypass mode).

Functionality LSM6DSL

5.5.6 FIFO reading procedure

The data stored in FIFO are accessible from dedicated registers (FIFO_DATA_OUT_L (3Eh)) and FIFO_DATA_OUT_H (3Fh)) and each FIFO sample is composed of 16 bits.

All FIFO status registers (*FIFO_STATUS1* (*3Ah*), *FIFO_STATUS2* (*3Bh*), *FIFO_STATUS3* (*3Ch*), *FIFO_STATUS4* (*3Dh*)) can be read at the start of a reading operation, minimizing the intervention of the application processor.

Saving data in the FIFO buffer is organized in four FIFO data sets consisting of 6 bytes each:

The 1st FIFO data set is reserved for gyroscope data;

The 2nd FIFO data set is reserved for accelerometer data:

The 3rd FIFO data set is reserved for the external sensor data stored in the registers from *SENSORHUB1 REG (2Eh)* to *SENSORHUB6 REG (33h)*;

The 4th FIFO data set can be alternately associated to the external sensor data stored in the registers from *SENSORHUB7_REG (34h)* to *SENSORHUB12_REG (39h)*, to the step counter and timestamp info, or to the temperature sensor data.

LSM6DSL Digital interfaces

6 Digital interfaces

6.1 I²C/SPI interface

The registers embedded inside the LSM6DSL may be accessed through both the I²C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pins. To select/exploit the I²C interface, the CS line must be tied high (i.e connected to Vdd_IO).

Pin name	Pin description
CS	SPI enable I ² C/SPI mode selection (1: SPI idle mode / I ² C communication enabled; 0: SPI communication mode / I ² C disabled)
SCL/SPC	I ² C Serial Clock (SCL) SPI Serial Port Clock (SPC)
SDA/SDI/SDO	I ² C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO)
SDO/SA0	SPI Serial Data Output (SDO) I ² C less significant bit of the device address

Table 9. Serial interface pin description

6.2 Master I²C

If the LSM6DSL is configured in Mode2, a master I²C line is available. The master serial interface is mapped in the following dedicated pins.

Pin name	Pin description
MSCL	I ² C serial clock master
MSDA	I ² C serial data master
MDRDY	I ² C master external synchronization signal

Table 10. Master I²C pin details

Digital interfaces LSM6DSL

6.3 I²C serial interface

The LSM6DSL I^2C is a bus slave. The I^2C is employed to write the data to the registers, whose content can also be read back.

The relevant I²C terminology is provided in the table below.

Table 11. I²C terminology

Term	Description
Transmitter	The device which sends data to the bus
Receiver	The device which receives data from the bus
Master	The device which initiates a transfer, generates clock signals and terminates a transfer
Slave	The device addressed by the master

There are two signals associated with the I²C bus: the serial clock line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines must be connected to Vdd_IO through external pull-up resistors. When the bus is free, both the lines are high.

The I²C interface is implemeted with fast mode (400 kHz) I²C standards as well as with the standard mode.

In order to disable the I^2C block, ($I2C_disable$) = 1 must be written in $CTRL4_C$ (13h).

6.3.1 I²C operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the master.

The Slave ADdress (SAD) associated to the LSM6DSL is 110101xb. The SDO/SA0 pin can be used to modify the less significant bit of the device address. If the SDO/SA0 pin is connected to the supply voltage, LSb is '1' (address 1101011b); else if the SDO/SA0 pin is connected to ground, the LSb value is '0' (address 1101010b). This solution permits to connect and address two different inertial modules to the same I²C bus.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data received.

The I²C embedded inside the LSM6DSL behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a slave address is sent, once a slave acknowledge (SAK) has been returned, an 8-bit sub-address (SUB) is transmitted. The increment of the address is configured by the *CTRL3_C* (12h) (IF_INC).



LSM6DSL Digital interfaces

The slave address is completed with a Read/Write bit. If the bit is '1' (Read), a repeated START (SR) condition must be issued after the two sub-address bytes; if the bit is '0' (Write) the master will transmit to the slave with direction unchanged. *Table 12* explains how the SAD+Read/Write bit pattern is composed, listing all the possible configurations.

Table 12. SAD+Read/Write patterns

Command	SAD[6:1]	SAD[0] = SA0	R/W	SAD+R/W
Read	110101	0	1	11010101 (D5h)
Write	110101	0	0	11010100 (D4h)
Read	110101	1	1	11010111 (D7h)
Write	110101	1	0	11010110 (D6h)

Table 13. Transfer when master is writing one byte to slave

Master	ST	SAD + W		SUB		DATA		SP
Slave			SAK		SAK		SAK	

Table 14. Transfer when master is writing multiple bytes to slave

	Master	ST	SAD + W		SUB		DATA		DATA		SP
Ī	Slave			SAK		SAK		SAK		SAK	

Table 15. Transfer when master is receiving (reading) one byte of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
Slave			SAK		SAK			SAK	DATA		

Table 16. Transfer when master is receiving (reading) multiple bytes of data from slave

N	laster	ST	SAD+W		SUB		SR	SAD+R			MAK		MAK		NMAK	SP
5	Slave			SAK		SAK			SAK	DATA		DAT A		DATA		

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real-time function) the data line must be left HIGH by the slave. The master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In the presented communication format MAK is Master acknowledge and NMAK is No Master Acknowledge.

Digital interfaces LSM6DSL

6.4 SPI bus interface

The LSM6DSL SPI is a bus slave. The SPI allows writing and reading the registers of the device.

The serial interface communicates to the application using 4 wires: CS, SPC, SDI and SDO.




Figure 9. Read and write protocol

CS is the serial port enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the serial port clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are, respectively, the serial port data input and output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the read register and write register commands are completed in 16 clock pulses or in multiples of 8 in case of multiple read/write bytes. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **CS**.

bit 0: $R\overline{W}$ bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written into the device (MSb first).

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When the CTRL3_C (12h) (IF_INC) bit is '0', the address used to read/write data remains the same for every block. When the CTRL3_C (12h) (IF_INC) bit is '1', the address used to read/write data is increased at every block.


The function and the behavior of SDI and SDO remain unchanged.

38/105 DocID028475 Rev 3

LSM6DSL Digital interfaces

6.4.1 SPI read

Figure 10. SPI read protocol



The SPI Read command is performed with 16 clock pulses. A multiple byte read command is performed by adding blocks of 8 clock pulses to the previous one.


bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).


bit 16-...: data DO(...-8). Further data in multiple byte reads.

Figure 11. Multiple byte SPI read protocol (2-byte example)



6.4.2 SPI write

Figure 12. SPI write protocol



The SPI Write command is performed with 16 clock pulses. A multiple byte write command is performed by adding blocks of 8 clock pulses to the previous one.

Digital interfaces LSM6DSL


bit 0: WRITE bit. The value is 0.

bit 1 -7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DI(7:0) (write mode). This is the data that is written inside the device (MSb first).

bit 16-...: data DI(...-8). Further data in multiple byte writes.

Figure 13. Multiple byte SPI write protocol (2-byte example)



6.4.3 SPI read in 3-wire mode

A 3-wire mode is entered by setting the *CTRL3_C* (12h) (SIM) bit equal to '1' (SPI serial interface mode selection).

Figure 14. SPI read protocol in 3-wire mode

The SPI read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1-7: address AD(6:0). This is the address field of the indexed register.

bit 8-15: data DO(7:0) (read mode). This is the data that is read from the device (MSb first). A multiple read command is also available in 3-wire mode.

40/105 DocID028475 Rev 3

LSM6DSL Application hints

7 Application hints

7.1 LSM6DSL electrical connections in Mode 1

Mode 1 **HOST** I2C/SPI (3/4-w) NC (1) SDO/SA0 1 11 NC ⁽¹⁾ TOP SDx LSM6DSL **VIEW** SCx Vdd INT2 GND or VDDIO 4 8 INT1 VDD GND VDDIO 100 nF I²C configuration GND Vdd_IO R_{pu} Vdd_IO 100 nF SCL GND SDA Pull-up to be added R_{pu}=10kOhm

Figure 15. LSM6DSL electrical connections in Mode 1

1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, $C2 = 100 \, nF$ ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C interface.

Application hints LSM6DSL

7.2 LSM6DSL electrical connections in Mode 2




Figure 16. LSM6DSL electrical connections in Mode 2

1. Leave pin electrically unconnected and soldered to PCB.

The device core is supplied through the Vdd line. Power supply decoupling capacitors (C1, C2 = 100 nF ceramic) should be placed as near as possible to the supply pin of the device (common design practice).

The functionality of the device and the measured acceleration/angular rate data is selectable and accessible through the SPI/I²C interface.

The functions, the threshold and the timing of the two interrupt pins for each sensor can be completely programmed by the user through the SPI/I²C interface.

42/105 DocID028475 Rev 3

LSM6DSL Register mapping

8 Register mapping

The table given below provides a list of the 8/16-bit registers embedded in the device and the corresponding addresses.

Table 17. Registers address map

N	_	Regist	ter address	D. f. 11	2
Name	Туре	Hex	Binary	Default	Comment
RESERVED	-	00	00000000	-	Reserved
FUNC_CFG_ACCESS	r/w	01	00000001	00000000	Embedded functions configuration register
RESERVED	-	02	00000010	-	Reserved
RESERVED	-	03	00000011	-	Reserved
SENSOR_SYNC_TIME_ FRAME	r/w	04	00000100	00000000	Sensor sync
SENSOR_SYNC_RES_ RATIO	r/w	05	00000101	00000000	configuration register
FIFO_CTRL1	r/w	06	00000110	00000000	
FIFO_CTRL2	r/w	07	00000111	00000000	
FIFO_CTRL3	r/w	08	00001000	00000000	FIFO configuration registers
FIFO_CTRL4	r/w	09	00001001	00000000]
FIFO_CTRL5	r/w	0A	00001010	00000000	
DRDY_PULSE_CFG_G	r/w	0B	00001011	00000000	
RESERVED	-	0C	00001100	-	Reserved
INT1_CTRL	r/w	0D	00001101	00000000	INT1 pin control
INT2_CTRL	r/w	0E	00001110	00000000	INT2 pin control
WHO_AM_I	r	0F	00001111	01101010	Who I am ID
CTRL1_XL	r/w	10	00010000	00000000	
CTRL2_G	r/w	11	00010001	00000000	
CTRL3_C	r/w	12	00010010	00000100	
CTRL4_C	r/w	13	00010011	00000000	
CTRL5_C	r/w	14	00010100	00000000	Accelerometer and
CTRL6_C	r/w	15	00010101	00000000	gyroscope control registers
CTRL7_G	r/w	16	00010110	00000000	
CTRL8_XL	r/w	17	0001 0111	00000000	
CTRL9_XL	r/w	18	00011000	00000000	
CTRL10_C	r/w	19	00011001	00000000	

Register mapping LSM6DSL

Table 17. Registers address map (continued)

			er address		
Name	Туре	Hex	Binary	Default	Comment
MASTER_CONFIG	r/w	1A	00011010	00000000	I ² C master configuration register
WAKE_UP_SRC	r	1B	00011011	output	
TAP_SRC	r	1C	00011100	output	Interrupt registers
D6D_SRC	r	1D	00011101	output	
STATUS_REG	r	1E	00011110	output	Status data register for user interface
RESERVED	-	1F	00011111	-	
OUT_TEMP_L	r	20	00100000	output	Temperature output
OUT_TEMP_H	r	21	00100001	output	data registers
OUTX_L_G	r	22	00100010	output	
OUTX_H_G	r	23	00100011	output	
OUTY_L_G	r	24	00100100	output	Gyroscope output
OUTY_H_G	r	25	00100101	output	registers for user interface
OUTZ_L_G	r	26	00100110	output	
OUTZ_H_G	r	27	00100111	output	
OUTX_L_XL	r	28	00101000	output	
OUTX_H_XL	r	29	00101001	output	
OUTY_L_XL	r	2A	00101010	output	Accelerometer output
OUTY_H_XL	r	2B	00101011	output	registers
OUTZ_L_XL	r	2C	00101100	output	
OUTZ_H_XL	r	2D	00101101	output	
SENSORHUB1_REG	r	2E	00101110	output	
SENSORHUB2_REG	r	2F	00101111	output	
SENSORHUB3_REG	r	30	00110000	output	
SENSORHUB4_REG	r	31	00110001	output	
SENSORHUB5_REG	r	32	00110010	output	
SENSORHUB6_REG	r	33	00110011	output	Sensor hub output
SENSORHUB7_REG	r	34	00110100	output	registers
SENSORHUB8_REG	r	35	00110101	output	
SENSORHUB9_REG	r	36	00110110	output	
SENSORHUB10_REG	r	37	00110111	output	
SENSORHUB11_REG	r	38	00111000	output	
SENSORHUB12_REG	r	39	00111001	output	

LSM6DSL Register mapping

Table 17. Registers address map (continued)

			er address map		
Name	Type	Hex	Binary	Default	Comment
FIFO_STATUS1	r	3A	00111010	output	
FIFO_STATUS2	r	3B	00111011	output	FIFO statue registers
FIFO_STATUS3	r	3C	00111100	output	FIFO status registers
FIFO_STATUS4	r	3D	00111101	output	
FIFO_DATA_OUT_L	r	3E	00111110	output	FIFO data output
FIFO_DATA_OUT_H	r	3F	00111111	output	registers
TIMESTAMP0_REG	r	40	01000000	output	
TIMESTAMP1_REG	r	41	01000001	output	Timestamp output registers
TIMESTAMP2_REG	r/w	42	01000010	output	. regioner
RESERVED	-	43-48		-	Reserved
STEP_TIMESTAMP_L	r	49	0100 1001	output	Step counter
STEP_TIMESTAMP_H	r	4A	0100 1010	output	timestamp registers
STEP_COUNTER_L	r	4B	01001011	output	Step counter output
STEP_COUNTER_H	r	4C	01001100	output	registers
SENSORHUB13_REG	r	4D	01001101	output	
SENSORHUB14_REG	r	4E	01001110	output	
SENSORHUB15_REG	r	4F	01001111	output	Sensor hub output
SENSORHUB16_REG	r	50	01010000	output	registers
SENSORHUB17_REG	r	51	01010001	output	
SENSORHUB18_REG	r	52	01010010	output	
FUNC_SRC	r	53	01010011	output	Interrupt register
RESERVED	-	54-57		-	Reserved
TAP_CFG	r/w	58	01011000	00000000	
TAP_THS_6D	r/w	59	01011001	00000000	
INT_DUR2	r/w	5A	01011010	00000000	
WAKE_UP_THS	r/w	5B	01011011	00000000	Interrupt registers
WAKE_UP_DUR	r/w	5C	01011100	00000000	Interrupt registers
FREE_FALL	r/w	5D	01011101	00000000	
MD1_CFG	r/w	5E	01011110	00000000	
MD2_CFG	r/w	5F	01011111	00000000	
MASTER_CMD_CODE	r/w	60	01100000	00000000	
SENS_SYNC_SPI_ ERROR_CODE	r/w	61	0110 0001	00000000	
RESERVED	-	62-65		-	Reserved

Register mapping LSM6DSL

Table 17. Registers address map (continued)

Name	Typo	Regist	er address	Default	Comment
Name	Type	Hex	Binary	Delault	Comment
OUT_MAG_RAW_X_L	r	66	01100110	output	
OUT_MAG_RAW_X_H	r	67	01100111	output	
OUT_MAG_RAW_Y_L	r	68	01101000	output	External
OUT_MAG_RAW_Y_H	r	69	01101001	output	magnetometer raw data output registers
OUT_MAG_RAW_Z_L	r	6A	01101010	output	
OUT_MAG_RAW_X_H	r	6B	01101011	output	
RESERVED	-	6C-72		-	Reserved
X_OFS_USR	r/w	73	01110011	00000000	
Y_OFS_USR	r/w	74	01110100	00000000	Accelerometer user offset correction
Z_OFS_USR	r/w	75	01110101	00000000	
RESERVED	-	76-7F		-	Reserved

9 Register description

The device contains a set of registers which are used to control its behavior and to retrieve linear acceleration, angular rate and temperature data. The register addresses, made up of 7 bits, are used to identify them and to write the data through the serial interface.

9.1 FUNC_CFG_ACCESS (01h)

Enable embedded functions register (r/w).

Table 18. FUNC_CFG_ACCESS register

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 19. FUNC CFG ACCESS register description

ELING CEG EN	Enable access to the embedded functions configuration registers ⁽¹⁾ from address 02h to 32h. Default value: 0.
TONC_CFG_EN	(0: disable access to embedded functions configuration registers; 1: enable access to embedded functions configuration registers)

The embedded functions configuration registers details are available in 10: Embedded functions register mapping and 11: Embedded functions registers description.

9.2 SENSOR_SYNC_TIME_FRAME (04h)

Sensor synchronization time frame register (r/w).

Table 20. SENSOR_SYNC_TIME_FRAME register

0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	TPH_3	TPH_2	TPH_1	TPH_0
------------------	------------------	------------------	------------------	-------	-------	-------	-------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 21. SENSOR_SYNC_TIME_FRAME register description

	Sensor synchronization time frame with the step of 500 ms and full range of 5 s.
TPH_ [3:0]	Unsigned 8-bit.
	Default value: 0000 0000 (sensor sync disabled)

9.3 SENSOR_SYNC_RES_RATIO (05h)

Sensor synchronization resolution ratio (r/w)

Table 22. SENSOR_SYNC_RES_RATIO register

| 0 ⁽¹⁾ | RR_1 | RR_0 |
|------------------|------------------|------------------|------------------|------------------|------------------|------|------|

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 23. SENSOR SYNC RES RATIO register description

	Resolution ratio of error code for sensor synchronization:
	00: SensorSync, Res_Ratio = 2-11
RR_[1:0]	01: SensorSync, Res_Ratio = 2-12
	10: SensorSync, Res_Ratio = 2-13
	11: SensorSync, Res_Ratio = 2-14

9.4 FIFO_CTRL1 (06h)

FIFO control register (r/w).

Table 24. FIFO_CTRL1 register

	FT 0		<i>4</i>	ET	ET	ET11 4	
FTH 7	FTH 6	FTH 5	FTH 4	FTH 3	FTH 2	FTH 1	FTH 0
_	_	_	_	_	_	_	_

Table 25. FIFO_CTRL1 register description

	FIFO threshold level setting ⁽¹⁾ . Default value: 0000 0000.
FTH_[7:0]	Watermark flag rises when the number of bytes written to FIFO after the next write is
	greater than or equal to the threshold level.
	Minimum resolution for the FIFO is 1 LSB = 2 bytes (1 word) in FIFO

^{1.} For a complete watermark threshold configuration, consider FTH_[10:8] in FIFO_CTRL2 (07h).

9.5 FIFO_CTRL2 (07h)

FIFO control register (r/w).

Table 26. FIFO_CTRL2 register

TIMER_PEDO	TIMER_PEDO	o(1)	O ⁽¹⁾	FIFO_	ETU10	ETH 0	ETH 8	ĺ
_FIFO_EN	_FIFO_DRDY	0, ,	0. /	TEMP_EN	FINIU	FIM_9	FIH_0	

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 27. FIFO_CTRL2 register description

TIMER_PEDO _FIFO_EN	Enable pedometer step counter and timestamp as 4 th FIFO data set. Default: 0 (0: disable step counter and timestamp data as 4 th FIFO data set; 1: enable step counter and timestamp data as 4 th FIFO data set)
TIMER_PEDO _FIFO_DRDY	FIFO write mode ⁽¹⁾ . Default: 0 (0: enable write in FIFO based on XL/Gyro data-ready; 1: enable write in FIFO at every step detected by step counter.)
FIFO_TEMP_EN	Enable the temperature data storage in FIFO. Default: 0. (0: temperature not included in FIFO; 1: temperature included in FIFO)
FTH_[10:8]	FIFO threshold level setting ⁽²⁾ . Default value: 0000 Watermark flag rises when the number of bytes written to FIFO after the next write is greater than or equal to the threshold level. Minimum resolution for the FIFO is 1LSB = 2 bytes (1 word) in FIFO

 $^{1. \}quad \text{This bit is effective if the DATA_VALID_SEL_FIFO bit of the MASTER_CONFIG (1Ah) register is set to } 0.$

577

^{2.} For a complete watermark threshold configuration, consider FTH_[7:0] in FIFO_CTRL1 (06h)

9.6 FIFO_CTRL3 (08h)

FIFO control register (r/w).

Table 28. FIFO_CTRL3 register

ſ	n(1)	O ⁽¹⁾	DEC_FIFO	DEC_FIFO	DEC_FIFO	DEC_FIFO	DEC_FIFO	DEC_FIFO
	0、/	0 ,	_GYRO2	_GYRO1	_GYRO0	_XL2	_XL1	_XL0

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 29. FIFO_CTRL3 register description

DEC_FIFO_GYRO [2:0]	Gyro FIFO (first data set) decimation setting. Default: 000 For the configuration setting, refer to <i>Table 30</i> .
DEC_FIFO_XL [2:0]	Accelerometer FIFO (second data set) decimation setting. Default: 000 For the configuration setting, refer to <i>Table 31</i> .

Table 30. Gyro FIFO decimation setting

DEC_FIFO_GYRO [2:0]	Configuration
000	Gyro sensor not in FIFO
001	No decimation
010	Decimation with factor 2
011	Decimation with factor 3
100	Decimation with factor 4
101	Decimation with factor 8
110	Decimation with factor 16
111	Decimation with factor 32

Table 31. Accelerometer FIFO decimation setting

DEC_FIFO_XL [2:0]	Configuration
000	Accelerometer sensor not in FIFO
001	No decimation
010	Decimation with factor 2
011	Decimation with factor 3
100	Decimation with factor 4
101	Decimation with factor 8
110	Decimation with factor 16
111	Decimation with factor 32

9.7 FIFO_CTRL4 (09h)

FIFO control register (r/w).

Table 32. FIFO_CTRL4 register

STOP_ ON_ FTH ONLY_HIGH _DATA	DEC_DS4 _FIFO2	DEC_DS4 _FIFO1	DEC_DS4 _FIFO0	DEC_DS3 _FIFO2	DEC_DS3 _FIFO1	DEC_DS3 _FIFO0	
--	-------------------	-------------------	-------------------	-------------------	-------------------	-------------------	--

Table 33. FIFO_CTRL4 register description

STOP_ON_FTH	Enable FIFO threshold level use. Default value: 0. (0: FIFO depth is not limited; 1: FIFO depth is limited to threshold level)
ONLY_HIGH_DATA	8-bit data storage in FIFO. Default: 0 (0: disable MSByte only memorization in FIFO for XL and Gyro; 1: enable MSByte only memorization in FIFO for XL and Gyro in FIFO)
DEC_DS4_FIFO[2:0]	Fourth FIFO data set decimation setting. Default: 000 For the configuration setting, refer to <i>Table 34</i> .
DEC_DS3_FIFO[2:0]	Third FIFO data set decimation setting. Default: 000 For the configuration setting, refer to <i>Table 35</i> .

Table 34. Fourth FIFO data set decimation setting

DEC_DS4_FIFO[2:0]	Configuration
000	Fourth FIFO data set not in FIFO
001	No decimation
010	Decimation with factor 2
011	Decimation with factor 3
100	Decimation with factor 4
101	Decimation with factor 8
110	Decimation with factor 16
111	Decimation with factor 32

Table 35. Third FIFO data set decimation setting

DEC_DS3_FIFO[2:0]	Configuration			
000	Third FIFO data set not in FIFO			
001	No decimation			
010	Decimation with factor 2			
011	Decimation with factor 3			
100	Decimation with factor 4			
101	Decimation with factor 8			
110	Decimation with factor 16			
111	Decimation with factor 32			

9.8 FIFO_CTRL5 (0Ah)

FIFO control register (r/w).

Table 36. FIFO_CTRL5 register

	n(1)	ODR_	ODR_	ODR_	ODR_	FIFO_	FIFO_	FIFO_
'	0(1)	FIFO_3	FIFO_2	FIFO_1	FIFO_0	MODE_2	MODE_1	MODE_0

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 37. FIFO_CTRL5 register description

ODR FIFO [3:0]	FIFO ODR selection, setting FIFO_MODE also. Default: 0000
	For the configuration setting, refer to Table 38
FIFO MODE [2:0]	FIFO mode selection bits, setting ODR_FIFO also. Default value: 000
FIFO_MODE_[2.0]	For the configuration setting refer to <i>Table 39</i>

Table 38. FIFO ODR selection

ODR_FIFO_[3:0]	Configuration ⁽¹⁾
0000	FIFO disabled
0001	FIFO ODR is set to 12.5 Hz
0010	FIFO ODR is set to 26 Hz
0011	FIFO ODR is set to 52 Hz
0100	FIFO ODR is set to 104 Hz
0101	FIFO ODR is set to 208 Hz
0110	FIFO ODR is set to 416 Hz
0111	FIFO ODR is set to 833 Hz
1000	FIFO ODR is set to 1.66 kHz
1001	FIFO ODR is set to 3.33 kHz
1010	FIFO ODR is set to 6.66 kHz

If the device is working at an ODR slower than the one selected, FIFO ODR is limited to that ODR value. Moreover, these bits are effective if both the DATA_VALID_SEL FIFO bit of MASTER_CONFIG (1Ah) and the TIMER_PEDO_FIFO_DRDY bit of FIFO_CTRL2 (07h) are set to 0.

Table 39. FIFO mode selection

FIFO_MODE_[2:0]	Configuration mode			
000	Bypass mode. FIFO disabled.			
001	FIFO mode. Stops collecting data when FIFO is full.			
010	Reserved			
011	Continuous mode until trigger is deasserted, then FIFO mode.			
100	ypass mode until trigger is deasserted, then Continuous mode.			
101	Reserved			
110	Continuous mode. If the FIFO is full, the new sample overwrites the older one.			
111	Reserved			



9.9 DRDY_PULSE_CFG_G (0Bh)

Angular rate sensor sign and orientation register (r/w).

Table 40. DRDY_PULSE_CFG_G register

|--|

^{1.} his bit must be set to '0' for the correct operation of the device.

Table 41. DRDY_PULSE_CFG_G register description

dataready	Enable pulsed DataReady mode. Default: 0
1	(0: Dataready latched mode. Returns to 0 only after an interface reading;
	1: Dataready pulsed mode. The dataready are pulses 75 μs long.)

9.10 INT1_CTRL (0Dh)

INT1 pad control register (r/w).

Each bit in this register enables a signal to be carried through INT1. The pad's output will supply the OR combination of the selected signals.

Table 42. INT1_CTRL register

ſ	INT1_STEP_	INT1_SIGN	INT1_FULL	INT1_	INT1_	INT1_	INT1_	INT1_
	DETECTOR	_MOT	_FLAG	FIFO_OVR	FTH	BOOT	DRDY_G	DRDY_XL

Table 43. INT1_CTRL register description

INT1_STEP_	Pedometer step recognition interrupt enable on INT1 pad. Default value: 0				
DETECTOR	(0: disabled; 1: enabled)				
INT1_SIGN_MOT	Significant motion interrupt enable on INT1 pad. Default value: 0				
	(0: disabled; 1: enabled)				
INT1 FULL FLAG	FIFO full flag interrupt enable on INT1 pad. Default value: 0				
INTI_I OLL_I LAG	(0: disabled; 1: enabled)				
INT1 FIFO OVR	FIFO overrun interrupt on INT1 pad. Default value: 0				
INTI_FIFO_OVK	(0: disabled; 1: enabled)				
INT1 FTH	FIFO threshold interrupt on INT1 pad. Default value: 0				
	(0: disabled; 1: enabled)				
INT1 BOOT	Boot status available on INT1 pad. Default value: 0				
INT 1_ BOOT	(0: disabled; 1: enabled)				
INT1_DRDY_G	Gyroscope Data Ready on INT1 pad. Default value: 0				
	(0: disabled; 1: enabled)				
INT1_DRDY_XL	Accelerometer Data Ready on INT1 pad. Default value: 0				
INTI_DIOT_XL	(0: disabled; 1: enabled)				

9.11 INT2_CTRL (0Eh)

INT2 pad control register (r/w).

Each bit in this register enables a signal to be carried through INT2. The pad's output will supply the OR combination of the selected signals.

Table 44. INT2_CTRL register

-	STEP INT2_S ELTA COUN		INT2_ FIFO_OVR		INT2_ DRDY _TEMP	INT2_ DRDY_G	INT2_ DRDY_XL
---	--------------------------	--	-------------------	--	------------------------	-----------------	------------------

Table 45. INT2_CTRL register description

INT2_STEP_DELTA	Pedometer step recognition interrupt on delta time ⁽¹⁾ enable on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_STEP_COUNT _OV	Step counter overflow interrupt enable on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_FULL_FLAG	FIFO full flag interrupt enable on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_FIFO_OVR	FIFO overrun interrupt on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_FTH	FIFO threshold interrupt on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_DRDY_TEMP	Temperature Data Ready in INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_DRDY_G	Gyroscope Data Ready on INT2 pad. Default value: 0 (0: disabled; 1: enabled)
INT2_DRDY_XL	Accelerometer Data Ready on INT2 pad. Default value: 0 (0: disabled; 1: enabled)

^{1.} Delta time value is defined in register STEP_COUNT_DELTA (15h).

9.12 WHO_AM_I (0Fh)

Who_AM_I register (r). This register is a read-only register. Its value is fixed at 6Ah.

Table 46. WHO_AM_I register

0 1 1	0	1 0	1	0
-------	---	-----	---	---

9.13 CTRL1_XL (10h)

Linear acceleration sensor control register 1 (r/w).

Table 47. CTRL1_XL register

ODR_XL3	ODR_XL2	ODR_XL1	ODR_XL0	FS_XL1	FS_XL0	LPF1_BW_ SEL	0 ⁽¹⁾

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 48. CTRL1_XL register description

ODR_XL [3:0]	Output data rate and power mode selection. Default value: 0000 (see <i>Table 49</i>).
FS_XL [1:0]	Accelerometer full-scale selection. Default value: 00. (00: ±2 g; 01: ±16 g; 10: ±4 g; 11: ±8 g)
LPF1_BW_SEL	Accelerometer digital LPF (LPF1) bandwidth selection. For bandwidth selection refer to CTRL8_XL (17h).

Table 49. Accelerometer ODR register setting

ODR_ XL3	ODR_ XL2	ODR_ XL1	ODR_ XL0	ODR selection [Hz] when XL_HM_MODE = 1	ODR selection [Hz] when XL_HM_MODE = 0
0	0	0	0	Power-down	Power-down
1	0	1	1	1.6 Hz (low power only)	12.5 Hz (high performance)
0	0	0	1	12.5 Hz (low power)	12.5 Hz (high performance)
0	0	1	0	26 Hz (low power)	26 Hz (high performance)
0	0	1	1	52 Hz (low power)	52 Hz (high performance)
0	1	0	0	104 Hz (normal mode)	104 Hz (high performance)
0	1	0	1	208 Hz (normal mode)	208 Hz (high performance)
0	1	1	0	416 Hz (high performance)	416 Hz (high performance)
0	1	1	1	833 Hz (high performance)	833 Hz (high performance)
1	0	0	0	1.66 kHz (high performance)	1.66 kHz (high performance)
1	0	0	1	3.33 kHz (high performance)	3.33 kHz (high performance)
1	0	1	0	6.66 kHz (high performance)	6.66 kHz (high performance)
1	1	х	х	Not allowed	Not allowed

9.14 CTRL2_G (11h)

Angular rate sensor control register 2 (r/w).

Table 50. CTRL2 G register

ODR_G3	ODR_G2	ODR_G1	ODR_G0	FS_G1	FS_G0	FS_125	0 ⁽¹⁾

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 51. CTRL2_G register description

ODR_G [3:0]	Gyroscope output data rate selection. Default value: 0000 (Refer to <i>Table 52</i>)
FS_G [1:0]	Gyroscope full-scale selection. Default value: 00 (00: 245 dps; 01: 500 dps; 10: 1000 dps; 11: 2000 dps)
FS_125	Gyroscope full-scale at 125 dps. Default value: 0 (0: disabled; 1: enabled)

Table 52. Gyroscope ODR configuration setting

ODR_G3	ODR_G2	ODR_G1	ODR_G0	ODR [Hz] when G_HM_MODE = 1	ODR [Hz] when G_HM_MODE = 0
0	0	0	0	Power down	Power down
0	0	0	1	12.5 Hz (low power)	12.5 Hz (high performance)
0	0	1	0	26 Hz (low power)	26 Hz (high performance)
0	0	1	1	52 Hz (low power)	52 Hz (high performance)
0	1	0	0	104 Hz (normal mode)	104 Hz (high performance)
0	1	0	1	208 Hz (normal mode)	208 Hz (high performance)
0	1	1	0	416 Hz (high performance)	416 Hz (high performance)
0	1	1	1	833 Hz (high performance)	833 Hz (high performance)
1	0	0	0	1.66 kHz (high performance)	1.66 kHz (high performance)
1	0	0	1	3.33 kHz (high performance	3.33 kHz (high performance)
1	0	1	0	6.66 kHz (high performance	6.66 kHz (high performance)
1	0	1	1	Not available	Not available

9.15 CTRL3_C (12h)

Control register 3 (r/w).

Table 53. CTRL3_C register

BOOT BDU H_LACTIVE P	P_OD SIM	IF_INC	BLE SW	RESET
----------------------	----------	--------	--------	-------

Table 54. CTRL3_C register description

воот	Reboot memory content. Default value: 0 (0: normal mode; 1: reboot memory content)
BDU	Block Data Update. Default value: 0 (0: continuous update; 1: output registers not updated until MSB and LSB have been read)
H_LACTIVE	Interrupt activation level. Default value: 0 (0: interrupt output pads active high; 1: interrupt output pads active low)
PP_OD	Push-pull/open-drain selection on INT1 and INT2 pads. Default value: 0 (0: push-pull mode; 1: open-drain mode)
SIM	SPI Serial Interface Mode selection. Default value: 0 (0: 4-wire interface; 1: 3-wire interface).
IF_INC	Register address automatically incremented during a multiple byte access with a serial interface (I ² C or SPI). Default value: 1 (0: disabled; 1: enabled)
BLE	Big/Little Endian Data selection. Default value 0 (0: data LSB @ lower address; 1: data MSB @ lower address)
SW_RESET	Software reset. Default value: 0 (0: normal mode; 1: reset device) This bit is cleared by hardware after next flash boot.

9.16 CTRL4_C (13h)

Control register 4 (r/w).

Table 55. CTRL4_C register

0 ⁽¹⁾	SLEEP IN	NT2_on_ INT1	0 ⁽¹⁾	DRDY_ MASK	I2C_disable	LPF1_SEL_G	0 ⁽¹⁾
------------------	----------	-----------------	------------------	---------------	-------------	------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 56. CTRL4_C register description

SLEEP	Gyroscope sleep mode enable. Default value: 0 (0: disabled; 1: enabled)
INT2_on_INT1	All interrupt signals available on INT1 pad enable. Default value: 0 (0: interrupt signals divided between INT1 and INT2 pads; 1: all interrupt signals in logic or on INT1 pad)
DRDY_MASK	Configuration 1 data available enable bit. Default value: 0 (0: DA timer disabled; 1: DA timer enabled)
I2C_disable	Disable I ² C interface. Default value: 0 (0: both I ² C and SPI enabled; 1: I ² C disabled, SPI only)
LPF1_SEL_G	Enable gyroscope digital LPF1. The bandwidth can be selected through FTYPE[1:0] in CTRL6_C (15h) (0: disabled; 1: enabled)

9.17 CTRL5_C (14h)

Control register 5 (r/w).

Table 57. CTRL5 C register

14.0.0 01.1 01.1.20_0 109.000.								
ROUNDING2	ROUNDING1	ROUNDING0	DEN _LH	ST1_G	ST0_G	ST1_XL	ST0_XL	

Table 58. CTRL5_C register description

ROUNDING[2:0]	Circular burst-mode (rounding) read from the output registers. Default value: 000 (000: no rounding; Others: refer to <i>Table 59</i>)
DEN_LH	DEN active level configuration. Default value: 0 (0: active low; 1: active high)
ST_G [1:0]	Angular rate sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to <i>Table 60</i>)
ST_XL [1:0]	Linear acceleration sensor self-test enable. Default value: 00 (00: Self-test disabled; Other: refer to <i>Table 61</i>)

Table 59. Output registers rounding pattern

ROUNDING[2:0]	Rounding pattern
000	No rounding
001	Accelerometer only
010	Gyroscope only
011	Gyroscope + accelerometer
100	Registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) only
101	Accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h)
110	Gyroscope + accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h) and registers from SENSORHUB7_REG (34h) to SENSORHUB12_REG (39h)
111	Gyroscope + accelerometer + registers from SENSORHUB1_REG (2Eh) to SENSORHUB6_REG (33h)

Table 60. Angular rate sensor self-test mode selection

ST1_G	ST0_G	Self-test mode
0	0	Normal mode
0	1	Positive sign self-test
1	0	Not allowed
1	1	Negative sign self-test

Table 61. Linear acceleration sensor self-test mode selection

ST1_XL	ST0_XL	Self-test mode
0	0	Normal mode
0	1	Positive sign self-test
1	0	Negative sign self-test
1	1	Not allowed

9.18 CTRL6_C (15h)

Angular rate sensor control register 6 (r/w).

Table 62. CTRL6_C register

TRIG_EN	LVL_EN	LVL2_EN	XL_HM_MODE	USR_ OFF_W	0 ⁽¹⁾	FTYPE_1	FTYPE_0
---------	--------	---------	------------	---------------	------------------	---------	---------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 63. CTRL6_C register description

TRIG_EN	Gyroscope data edge-sensitive trigger enable. Default value: 0 (0: external trigger disabled; 1: external trigger enabled)
LVL_EN	Gyroscope data level-sensitive trigger enable. Default value: 0 (0: level-sensitive trigger disabled; 1: level sensitive trigger enabled)
LVL2_EN	Gyroscope level-sensitive latched enable. Default value: 0 (0: level-sensitive latched disabled; 1: level sensitive latched enabled)
XL_HM_MODE	High-performance operating mode disable for accelerometer. Default value: 0 (0: high-performance operating mode enabled; 1: high-performance operating mode disabled)
USR_OFF_W	Weight of XL user offset bits of registers 73h, 74h, 75h $0 = 2^{-10}$ g/LSB $1 = 2^{-6}$ g/LSB
FTYPE[1:0]	Gyroscope's low-pass filter (LPF1) bandwidth selection <i>Table 64</i> shows the selectable bandwidth values.

Table 64. Gyroscope LPF1 bandwidth selection

FTYPE[1:0]		Band	width		
1 111F L [1.0]	ODR = 800 Hz	ODR = 1.6 kHz	ODR = 3.3 kHz	ODR = 6.6 kHz	
00	245 Hz	315 Hz	343 Hz	351 Hz	
01	195 Hz	224 Hz	234 Hz	237 Hz	
10	155 Hz	168 Hz	172 Hz	173 Hz	
11	293 Hz	505 Hz	925 Hz	937 Hz	

9.19 CTRL7_G (16h)

Angular rate sensor control register 7 (r/w).

Table 65. CTRL7_G register

G_HM_MODE HP_EN_G HPM	_G HPM0_G	0 ⁽¹⁾ R	OUNDING_ STATUS	0 ⁽¹⁾	0 ⁽¹⁾	
-----------------------	-----------	--------------------	--------------------	------------------	------------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 66. CTRL7_G register description

	High-performance operating mode disable for gyroscope(1). Default: 0
G_HM_MODE	(0: high-performance operating mode enabled;
	1: high-performance operating mode disabled)
	Gyroscope digital high-pass filter enable. The filter is enabled only if the gyro is in HP
HP_EN_G	mode. Default value: 0
	(0: HPF disabled; 1: HPF enabled)
	Gyroscope digital HP filter cutoff selection. Default: 00
	(00 = 16 mHz
HPM_G[1:0]	01 = 65 mHz
	10 = 260 mHz
	11 = 1.04 Hz)
	Source register rounding function on WAKE_UP_SRC (1Bh), TAP_SRC (1Ch),
ROUNDING_	D6D_SRC (1Dh), STATUS_REG (1Eh), and FUNC_SRC (53h).
STATUS	Default value: 0
	(0: Rounding disabled; 1: Rounding enabled)
ROUNDING_	Gyroscope digital HP filter cutoff selection. Default: 00 (00 = 16 mHz 01 = 65 mHz 10 = 260 mHz 11 = 1.04 Hz) Source register rounding function on WAKE_UP_SRC (1Bh), TAP_SRC (1Ch), D6D_SRC (1Dh), STATUS_REG (1Eh), and FUNC_SRC (53h). Default value: 0

9.20 CTRL8_XL (17h)

Linear acceleration sensor control register 8 (r/w).

Table 67. CTRL8_XL register

LPF2_XL_ EN	HPCF_ XL1	HPCF_ XL0	HP_REF _MODE	INPUT_ COMPO SITE	HP_SLOPE_X L_EN	0 ⁽¹⁾	LOW_PASS _ON_6D
----------------	--------------	--------------	-----------------	-------------------------	--------------------	------------------	--------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 68. CTRL8_XL register description

LPF2_XL_EN	Accelerometer low-pass filter LPF2 selection. Refer to Figure 8.
HPCF_XL[1:0]	Accelerometer LPF2 and high-pass filter configuration and cutoff setting. Refer to <i>Table 69</i> .
HP_REF_MODE	Enable HP filter reference mode. Default value: 0 (0: disabled; 1: enabled)
INPUT_COMPOSITE	Composite filter input selection. Default: 0 (0: ODR/2 low pass filtered sent to composite filter (default) 1: ODR/4 low pass filtered sent to composite filter)
HP_SLOPE_XL_EN	Accelerometer slope filter / high-pass filter selection. Refer to Figure 8.
LOW_PASS_ON_6D	LPF2 on 6D function selection. Refer to Figure 8.

HP_SLOPE_ XL_EN	LPF2_XL_EN	LPF1_BW_SEL	HPCF_XL[1:0]	INPUT_ COMPOSITE	Bandwidth
	0	0	-	-	ODR/2
	U	1	-	-	ODR/4
0			00		ODR/50
(low-pass path) ⁽¹⁾	1	-	01	1 (low noise) 0 (low latency)	ODR/100
			10		ODR/9
			11		ODR/400
			00		ODR/4
1 (high-pass path) ⁽²⁾			01	0	ODR/100
	-	-	10] 0	ODR/9
			11		ODR/400

Table 69. Accelerometer bandwidth selection

9.21 CTRL9_XL (18h)

Linear acceleration sensor control register 9 (r/w).

Table 70. CTRL9_XL register

0 ⁽¹⁾ 0 ⁽	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	SOFT_EN	0 ⁽¹⁾	0 ⁽¹⁾
---------------------------------	------------------	------------------	------------------	---------	------------------	------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 71. CTRL9_XL register description

	Enable soft-iron correction algorithm for magnetometer ⁽¹⁾ . Default value: 0
SOFT_EN	(0: soft-iron correction algorithm disabled;
	1: soft-iron correction algorithm enabled)

This bit is effective if the IRON_EN bit of MASTER_CONFIG (1Ah) and the FUNC_EN bit of CTRL10_C (19h) are set to 1.

9.22 CTRL10_C (19h)

Control register 10 (r/w).

Table 72. CTRL10_C register

0 ⁽¹⁾	0 ⁽¹⁾	TIMER_ EN	PEDO_ EN	TILT_ EN	FUNC_EN	PEDO_RST _STEP	SIGN_ MOTION_EN
------------------	------------------	--------------	-------------	-------------	---------	-------------------	--------------------

^{1.} This bit must be set to '0' for the correct operation of the device.

^{1.} The bandwidth column is related to LPF1 if LPF2_XL_EN = 0 or to LPF2 if LPF2_XL_EN = 1.

^{2.} The bandwidth column is related to the slope filter if HPCF_XL[1:0] = 00 or to the HP filter if HPCF_XL[1:0] = 01/10/11.

Table 73. CTRL10_C register description

TIMER_EN	Enable timestamp count. The count is saved in <i>TIMESTAMPO_REG</i> (40h), <i>TIMESTAMP1_REG</i> (41h) and <i>TIMESTAMP2_REG</i> (42h). Default: 0 (0: timestamp count disabled; 1: timestamp count enabled)
PEDO_EN	Enable pedometer algorithm ⁽¹⁾ . Default value: 0 (0: pedometer algorithm disabled; 1: pedometer algorithm enabled)
TILT_EN	Enable tilt calculation ⁽¹⁾ .
FUNC_EN	Enable embedded functionalities (pedometer, tilt, significant motion, sensor hub and ironing). Default value: 0 (0: disable functionalities of embedded functions and accelerometer filters; 1: enable functionalities of embedded functions and accelerometer filters)
PEDO_RST_ STEP	Reset pedometer step counter. Default value: 0 (0: disabled; 1: enabled)
SIGN_MOTION_EN	Enable significant motion function ⁽¹⁾ . Default value: 0 (0: disabled; 1: enabled)

^{1.} This is effective if FUNC_EN bit set to '1'.

9.23 MASTER_CONFIG (1Ah)

Master configuration register (r/w).

Table 74. MASTER_CONFIG register

DF	RDY_ON _INT1	DATA_VALID _SEL_FIFO	0 ⁽¹⁾	START_ CONFIG	PULL_UP _EN	PASS_ THROUGH _MODE	IRON_EN	MASTER_ ON	
----	-----------------	-------------------------	------------------	------------------	----------------	---------------------------	---------	---------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 75. MASTER_CONFIG register description

DRDY_ON_ INT1	Manage the Master DRDY signal on INT1 pad. Default: 0 (0: disable Master DRDY on INT1; 1: enable Master DRDY on INT1)
DATA_VALID_ SEL_FIFO	Selection of FIFO data-valid signal. Default value: 0 (0: data-valid signal used to write data in FIFO is the XL/Gyro data-ready or step detection ⁽¹⁾ ; 1: data-valid signal used to write data in FIFO is the sensor hub data-ready)
START_ CONFIG	Sensor Hub trigger signal selection. Default value: 0 (0: Sensor hub signal is the XL/Gyro data-ready; 1: Sensor hub signal external from INT2 pad.)
PULL_UP_EN	Auxiliary I ² C pull-up. Default value: 0 (0: internal pull-up on auxiliary I ² C line disabled; 1: internal pull-up on auxiliary I ² C line enabled)
PASS_THROUGH _MODE	I ² C interface pass-through. Default value: 0 (0: through disabled; 1: through enabled)

62/105 DocID028475 Rev 3

Table 75. MASTER_CONFIG register description (continued)

IRON_EN	Enable hard-iron correction algorithm for magnetometer ⁽²⁾ . Default value: 0 (0:hard-iron correction algorithm disabled; 1: hard-iron correction algorithm enabled)
MASTER_ON	Sensor hub I ² C master enable ⁽²⁾ . Default: 0 (0: master I ² C of sensor hub disabled; 1: master I ² C of sensor hub enabled)

If the TIMER_PEDO_FIFO_DRDY bit in FIFO_CTRL2 (07h) is set to 0, the trigger for writing data in FIFO is XL/Gyro data-ready, otherwise it's the step detection.

9.24 WAKE_UP_SRC (1Bh)

Wake up interrupt source register (r).

Table 76. WAKE_UP_SRC register

0	0	FF_IA	SLEEP_ STATE_IA	WU_IA	X_WU	Y_WU	Z_WU
---	---	-------	--------------------	-------	------	------	------

Table 77. WAKE_UP_SRC register description

FF_IA	Free-fall event detection status. Default: 0 (0: free-fall event not detected; 1: free-fall event detected)
SLEEP_ STATE_IA	Sleep event status. Default value: 0 (0: sleep event not detected; 1: sleep event detected)
WU_IA	Wakeup event detection status. Default value: 0 (0: wakeup event not detected; 1: wakeup event detected.)
x_wu	Wakeup event detection status on X-axis. Default value: 0 (0: wakeup event on X-axis not detected; 1: wakeup event on X-axis detected)
Y_WU	Wakeup event detection status on Y-axis. Default value: 0 (0: wakeup event on Y-axis not detected; 1: wakeup event on Y-axis detected)
Z_WU	Wakeup event detection status on Z-axis. Default value: 0 (0: wakeup event on Z-axis not detected; 1: wakeup event on Z-axis detected)

9.25 TAP_SRC (1Ch)

Tap source register (r).

Table 78. TAP_SRC register

0	TAP_IA	SINGLE_ TAP	DOUBLE_ TAP	TAP_SIGN	X_TAP	Y_TAP	Z_TAP

Table 79. TAP_SRC register description

TAP_IA	Tap event detection status. Default: 0 (0: tap event not detected; 1: tap event detected)
SINGLE_TAP	Single-tap event status. Default value: 0 (0: single tap event not detected; 1: single tap event detected)



^{2.} This is effective if the FUNC_EN bit is set to '1'.

Table 79. TAP_SRC register description (continued)

DOUBLE_TAP	Double-tap event detection status. Default value: 0 (0: double-tap event not detected; 1: double-tap event detected.)
TAP_SIGN	Sign of acceleration detected by tap event. Default: 0 (0: positive sign of acceleration detected by tap event; 1: negative sign of acceleration detected by tap event)
X_TAP	Tap event detection status on X-axis. Default value: 0 (0: tap event on X-axis not detected; 1: tap event on X-axis detected)
Y_TAP	Tap event detection status on Y-axis. Default value: 0 (0: tap event on Y-axis not detected; 1: tap event on Y-axis detected)
Z_TAP	Tap event detection status on Z-axis. Default value: 0 (0: tap event on Z-axis not detected; 1: tap event on Z-axis detected)

9.26 D6D_SRC (1Dh)

Portrait, landscape, face-up and face-down source register (r)

Table 80. D6D_SRC register

0	D6D_IA	ZH	ZL	YH	YL	XH	XL

Table 81. D6D_SRC register description

D6D_ IA	Interrupt active for change position portrait, landscape, face-up, face-down. Default value: 0 (0: change position not detected; 1: change position detected)
ZH	Z-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected)
ZL	Z-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)
YH	Y-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over-threshold) detected)
YL	Y-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)
ХН	X-axis high event (over threshold). Default value: 0 (0: event not detected; 1: event (over threshold) detected)
XL	X-axis low event (under threshold). Default value: 0 (0: event not detected; 1: event (under threshold) detected)

64/105 DocID028475 Rev 3

9.27 **STATUS_REG** (1Eh)

The STATUS_REG register is read by the SPI/I²C interface (r).

Table 82. STATUS_REG register

0	0	0	0	0	TDA	GDA	XLDA	

Table 83. STATUS_REG register description

TDA	Temperature new data available. Default: 0 (0: no set of data is available at temperature sensor output; 1: a new set of data is available at temperature sensor output)
GDA	Gyroscope new data available. Default value: 0 (0: no set of data available at gyroscope output; 1: a new set of data is available at gyroscope output)
XLDA	Accelerometer new data available. Default value: 0 (0: no set of data available at accelerometer output; 1: a new set of data is available at accelerometer output)

9.28 OUT_TEMP_L (20h), OUT_TEMP_H (21h)

Temperature data output register (r). L and H registers together express a 16-bit word in two's complement.

Table 84. OUT_TEMP_L register

Temp7	Temp6	Temp5	Temp4	Temp3	Temp2	Temp1	Temp0		
Table 85. OUT_TEMP_H register									
Temp15	Temp14	Temp13	Temp12	Temp11	Temp10	Temp9	Temp8		

Table 86. OUT_TEMP register description

	Temp[15:0]	Temperature sensor output data
Temp[15.0]	The value is expressed as two's complement sign extended on the MSB.	

9.29 OUTX_L_G (22h)

Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 87. OUTX_L_G register

D7	D6	D5	D4	D3	D2	D1	D0

Table 88. OUTX_L_G register description

	Pitch axis (X) angular rate value (LSbyte)	
	D[15:0] expressed in two's complement and its value depends on the interface used:	ĺ
	SPI1/I ² C: Gyro UI chain pitch axis output	

9.30 **OUTX_H_G** (23h)

Angular rate sensor pitch axis (X) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 89. OUTX_H_G register

	D15	D14	D13	D12	D11	D10	D9	D8
- 1								l

Table 90. OUTX_H_G register description

	Pitch axis (X) angular rate value (MSbyte)
D[15:8]	D[15:0] expressed in two's complement and its value depends on the interface used:
	SPI1/I ² C: Gyro UI chain pitch axis output

9.31 OUTY_L_G (24h)

Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 91. OUTY_L_G register

D7	D6	D5	D4	D3	D2	D1	D0	
----	----	----	----	----	----	----	----	--

Table 92. OUTY_L_G register description

	Roll axis (Y) angular rate value (LSbyte)
D[7:0]	D[15:0] expressed in two's complement and its value depends on the interface used:
	SPI1/I ² C: Gyro UI chain roll axis output

9.32 OUTY_H_G (25h)

Angular rate sensor roll axis (Y) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 93. OUTY_H_G register

D15 D14 D13 D12 D11 D10 D9	D8	D9	D10	D11	D12	D13		D15	
----------------------------	----	----	-----	-----	-----	-----	--	-----	--

Table 94. OUTY_H_G register description

Roll axis (Y) angular rate value (MSbyte)
 D[15:0] expressed in two's complement and its value depends on the interface used:
SPI1/I ² C: Gyro UI chain roll axis output

9.33 OUTZ_L_G (26h)

Angular rate sensor yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 95. OUTZ_L_G register

D7	D6	D5	D4	D3	D2	D1	D0

Table 96. OUTZ_L_G register description

	Yaw axis (Z) angular rate value (LSbyte)]
	D[15:0] expressed in two's complement and its value depends on the interface used:	
	SPI1/I ² C: Gyro UI chain yaw axis output	

9.34 OUTZ_H_G (27h)

Angular rate sensor Yaw axis (Z) angular rate output register (r). The value is expressed as a 16-bit word in two's complement.

Data are according to the full scale and ODR settings (CTRL2_G (11h)) of the gyro user interface.

Table 97. OUTZ_H_G register

D15	D14	D13	D12	D11	D10	D9	D8

Table 98. OUTZ_H_G register description

	Yaw axis (Z) angular rate value (MSbyte)
D[15:8]	D[15:0] expressed in two's complement and its value depends on the interface used:
	SPI1/I ² C: Gyro UI chain yaw axis output

9.35 OUTX_L_XL (28h)

Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 99. OUTX_L_XL register

D7	D6	D5	D4	D3	D2	D1	D0

Table 100. OUTX_L_XL register description

D[7:0]	X-axis linear acceleration value (LSbyte)
--------	---

9.36 OUTX_H_XL (29h)

Linear acceleration sensor X-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 101. OUTX H XL register

_								
ſ	D15	D14	D13	D12	D11	D10	D9	D8

Table 102. OUTX_H_XL register description

D[15:8] X-axis linear acceleration value (MSbyte)

9.37 OUTY_L_XL (2Ah)

Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 103. OUTY_L_XL register

	D7	D6	D5	D4	D3	D2	D1	D0
- 1		l						

Table 104. OUTY_L_XL register description

	D[7:0]	Y-axis linear acceleration value (LSbyte)	
- 1	_[]	. 47.10 11.1041 400010.44101. 14.140 (200)	ı

9.38 **OUTY_H_XL** (2Bh)

Linear acceleration sensor Y-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 105. OUTY_H_G register

		D15	D14	D13	D12	D11	D10	D9	D8
--	--	-----	-----	-----	-----	-----	-----	----	----

Table 106. OUTY_H_G register description

D[15:8]	Y-axis linear acceleration value (MSbyte)	
--------	---	---	--

9.39 **OUTZ_L_XL** (2Ch)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 107. OUTZ_L_XL register

D7 D6 D5 D4 D3	D2 D1 D0	D0
----------------	----------	----

Table 108. OUTZ_L_XL register description

D[7:0]	Z-axis linear acceleration value (LSbyte)
--------	---

9.40 OUTZ_H_XL (2Dh)

Linear acceleration sensor Z-axis output register (r). The value is expressed as a 16-bit word in two's complement.

Table 109. OUTZ H XL register

Table 110. OUTZ_H_XL register description

D[15:8]	Z-axis linear acceleration value (MSbyte)
---------	---

9.41 SENSORHUB1_REG (2Eh)

First byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 111. SENSORHUB1_REG register

	ſ	SHub1_7	SHub1_6	SHub1_5	SHub1_4	SHub1_3	SHub1_2	SHub1_1	SHub1_0
--	---	---------	---------	---------	---------	---------	---------	---------	---------

Table 112. SENSORHUB1_REG register description

SHub1_[7:0] First byte associated to external sensors

9.42 SENSORHUB2_REG (2Fh)

Second byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operations configurations (for external sensors from x = 0 to x = 3).

Table 113. SENSORHUB2_REG register

SHub2_7	SHub2_6	SHub2_5	SHub2_4	SHub2_3	SHub2_2	SHub2_1	SHub2_0
---------	---------	---------	---------	---------	---------	---------	---------

Table 114. SENSORHUB2_REG register description

SHub2_[7:0]

9.43 SENSORHUB3_REG (30h)

Third byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operations configurations (for external sensors from x = 0 to x = 3).

Table 115. SENSORHUB3_REG register

		SHub3_7	SHub3_6	SHub3_5	SHub3_4	SHub3_3	SHub3_2	SHub3_1	SHub3_0
--	--	---------	---------	---------	---------	---------	---------	---------	---------

Table 116. SENSORHUB3_REG register description

SHub3_[7:0] Third byte associated to external sensors

9.44 SENSORHUB4_REG (31h)

Fourth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 117. SENSORHUB4_REG register

Table 118. SENSORHUB4_REG register description

SHub4_[7:0]	Fourth byte associated to external sensors
-------------	--

9.45 SENSORHUB5_REG (32h)

Fifth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 119. SENSORHUB5_REG register

SHub5_7 SHub5_6	SHub5_5 SHub5_4	SHub5_3 SHub5_2	SHub5_1	SHub5_0
-----------------	-----------------	-----------------	---------	---------

Table 120. SENSORHUB5_REG register description

SHub5_[7:0] Fifth byte associated to external sensors

9.46 SENSORHUB6_REG (33h)

Sixth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 121. SENSORHUB6_REG register

SHub6_7 SHub6_6 SHub6_5 SHub6_4 SHub6_3 SHub6_2 SHub6_1 SHub
--

Table 122. SENSORHUB6_REG register description

SHub6_[7:0]	Sixth byte associated to external sensors
-------------	---



9.47 SENSORHUB7_REG (34h)

Seventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 123. SENSORHUB7_REG register

SHub7 7	SHub7 6	SHub7 5	SHub7 4	SHub7 3	SHub7 2	SHub7 1	SHub7 0
_	_	_	_	_	_	_	_

Table 124. SENSORHUB7_REG register description

SHub7_[7:0] Seventh byte associated to external sensors

9.48 SENSORHUB8_REG(35h)

Eighth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 125. SENSORHUB8_REG register

Table 126. SENSORHUB8_REG register description

SHub8_[7:0] Eighth byte associated to external sensors

9.49 SENSORHUB9_REG (36h)

Ninth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 127. SENSORHUB9_REG register

Table 128. SENSORHUB9_REG register description

SHub9_[7:0] Ninth byte associated to external sensors

9.50 SENSORHUB10_REG (37h)

Tenth byte associated to external sensors. The content of the register is consistent with the $SLAVEx_CONFIG$ number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 129. SENSORHUB10_REG register

SHub10_7 | SHub10_6 | SHub10_5 | SHub10_4 | SHub10_3 | SHub10_2 | SHub10_1 | SHub10_0

Table 130. SENSORHUB10_REG register description

SHub10 [7:0] Tenth byte associated to external sensors



9.51 **SENSORHUB11_REG** (38h)

Eleventh byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 131. SENSORHUB11_REG register

1	SHub11 7	SHub11 6	SHub11 5	SHub11 4	SHub11 3	SHub11 2	SHub11 1	SHub11_0
	0110011_/	0110011_0	0110011_0	0110011_1	0110011_0	0110011_2	0110011_1	0110011_0

Table 132. SENSORHUB11_REG register description

SHub11	[7:0]	Eleventh byte associated to external sensor
OI IUD I I	17.01	LICACITUI DATO ASSOCIATOR TO CATOLLIAI SCLISOI

9.52 SENSORHUB12_REG (39h)

Twelfth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 133. SENSORHUB12_REG register

ıb12_1 SHub12_0	12_2 S	SHub12_2	SHub12_3	SHub12_4	SHub12_5	SHub12_6	SHub12_7	
-----------------	--------	----------	----------	----------	----------	----------	----------	--

Table 134. SENSORHUB12_REG register description

SHub12[7:0]	Twelfth byte associated to external sensors
-------------	---

9.53 **FIFO_STATUS1** (3Ah)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 135. FIFO_STATUS1 register

| DIFF_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| FIFO_7 | FIFO_6 | FIFO_5 | FIFO_4 | FIFO_3 | FIFO_2 | FIFO_1 | FIFO_0 |

Table 136. FIFO STATUS1 register description

DIFF_FIFO_[7:0]	Number of unread words (16-bit axes) stored in FIFO ⁽¹⁾ .

^{1.} For a complete number of unread samples, consider DIFF_FIFO [10:8] in FIFO_STATUS2 (3Bh)

72/105 DocID028475 Rev 3

9.54 FIFO_STATUS2 (3Bh)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 137. FIFO_STATUS2 register

WaterM OVER_RUN FI	- FMPTY	FIFO_ FULL_ SMART	0	DIFF_ FIFO_10	DIFF_ FIFO_9	DIFF_ FIFO_8
--------------------	---------	-------------------------	---	------------------	-----------------	-----------------

Table 138. FIFO_STATUS2 register description

WaterM	FIFO watermark status. The watermark is set through bits FTH_[7:0] in FIFO_CTRL1 (06h). Default value: 0 (0: FIFO filling is lower than watermark level ⁽¹⁾ ; 1: FIFO filling is equal to or higher than the watermark level)
OVER_RUN	FIFO overrun status. Default value: 0 (0: FIFO is not completely filled; 1: FIFO is completely filled)
FIFO_FULL_ SMART	Smart FIFO full status. Default value: 0 (0: FIFO is not full; 1: FIFO will be full at the next ODR)
FIFO_EMPTY	FIFO empty bit. Default value: 0 (0: FIFO contains data; 1: FIFO is empty)
DIFF_FIFO_[10:8]	Number of unread words (16-bit axes) stored in FIFO ⁽²⁾ .

^{1.} FIFO watermark level is set in FTH_[11:0] in FIFO_CTRL1 (06h) and FIFO_CTRL2 (07h)

9.55 FIFO_STATUS3 (3Ch)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 139. FIFO_STATUS3 register

| FIFO_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| PATTERN |
| _7 | _6 | _5 | _4 | _3 | _2 | _1 | _0 |

Table 140. FIFO_STATUS3 register description

FIFO_ PATTERN_[7:0]	Word of recursive pattern read at the next reading.
------------------------	---

^{2.} For a complete number of unread samples, consider DIFF_FIFO [7:0] in FIFO_STATUS1 (3Ah)

9.56 FIFO_STATUS4 (3Dh)

FIFO status control register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 141. FIFO_STATUS4 register

0	0	0	0	0	0	FIFO_	FIFO_	ı
0	U	0	0	١	U	PATTERN_9	PATTERN_8	ı

Table 142. FIFO_STATUS4 register description

FIFO_ PATTERN_[9:8]	Word of recursive pattern read at the next reading.
------------------------	---

9.57 FIFO_DATA_OUT_L (3Eh)

FIFO data output register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C (12h)* to 1.

Table 143. FIFO_DATA_OUT_L register

| DATA_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| OUT_ |
| FIFO_L_7 | FIFO_L_6 | FIFO_L_5 | FIFO_L_4 | FIFO_L_3 | FIFO_L_2 | FIFO_L_1 | FIFO_L_0 |

Table 144. FIFO_DATA_OUT_L register description

DATA_OUT_FIFO_L_[7:0]	FIFO data output (first byte)
-----------------------	-------------------------------

9.58 FIFO_DATA_OUT_H (3Fh)

FIFO data output register (r). For a proper reading of the register, it is recommended to set the BDU bit in *CTRL3_C* (12h) to 1.

Table 145. FIFO_DATA_OUT_H register

| DATA_ |
|----------|----------|----------|----------|----------|----------|----------|----------|
| OUT_ |
| FIFO_H_7 | FIFO_H_6 | FIFO_H_5 | FIFO_H_4 | FIFO_H_3 | FIFO_H_2 | FIFO_H_1 | FIFO_H_0 |

Table 146. FIFO_DATA_OUT_H register description

DATA_OUT_FIFO_H_[7:0]	FIFO data output (second byte)
-----------------------	--------------------------------

9.59 TIMESTAMP0_REG (40h)

Timestamp first byte data output register (r). The value is expressed as a 24-bit word and the bit resolution is defined by setting the value in *WAKE_UP_DUR* (5Ch).

Table 147. TIMESTAMP0_REG register

| TIMESTA |
|---------|---------|---------|---------|---------|---------|---------|---------|
| MP0_7 | MP0_6 | MP0_5 | MP0_4 | MP0_3 | MP0_2 | MP0_1 | MP0_0 |

Table 148. TIMESTAMP0_REG register description

TIMESTAMP0_[7:0]	TIMESTAMP first byte data output
------------------	----------------------------------

9.60 TIMESTAMP1_REG (41h)

Timestamp second byte data output register (r). The value is expressed as a 24-bit word and the bit resolution is defined by setting value in *WAKE_UP_DUR* (5Ch).

Table 149. TIMESTAMP1_REG register

| TIMESTA |
|---------|---------|---------|---------|---------|---------|---------|---------|
| MP1_7 | MP1_6 | MP1_5 | MP1_4 | MP1_3 | MP1_2 | MP1_1 | MP1_0 |

Table 150. TIMESTAMP1_REG register description

TIMEOTANDA (7.0)	TIMEOTAMB
TIMESTAMP1_[7:0]	TIMESTAMP second byte data output

9.61 TIMESTAMP2_REG (42h)

Timestamp third byte data output register (r/w). The value is expressed as a 24-bit word and the bit resolution is defined by setting the value in *WAKE_UP_DUR* (5Ch). To reset the timer, the AAh value has to be stored in this register.

Table 151. TIMESTAMP2_REG register

TIMESTA	ı							
MP2_7	MP2_6	MP2_5	MP2_4	MP2_3	MP2_2	MP2_1	MP2_0	ı

Table 152. TIMESTAMP2_REG register description

TIMESTAMP2_[7:0] TIMESTAMP third byte data output

9.62 STEP_TIMESTAMP_L (49h)

Step counter timestamp information register (r). When a step is detected, the value of TIMESTAMP_REG1 register is copied in STEP_TIMESTAMP_L.

Table 153. STEP_TIMESTAMP_L register

| STEP_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| TIMESTA |
| MP_L_7 | MP_L_6 | MP_L_5 | MP_L_4 | MP_L_3 | MP_L_2 | MP_L_1 | MP_L_0 |

Table 154. STEP_TIMESTAMP_L register description

STEP_TIMESTAMP_L[7:0]	Timestamp of last step detected.
-----------------------	----------------------------------

9.63 STEP_TIMESTAMP_H (4Ah)

Step counter timestamp information register (r). When a step is detected, the value of TIMESTAMP_REG2 register is copied in STEP_TIMESTAMP_H.

Table 155. STEP_TIMESTAMP_H register

1	STEP_							
	TIMESTA							
	MP_H_7	MP_H_6	MP_H_5	MP_H_4	MP_H_3	MP_H_2	MP_H_1	MP_H_0

Table 156. STEP_TIMESTAMP_H register description

STEP_TIMESTAMP_H[7:0]	Timestamp of last step detected.
-----------------------	----------------------------------

9.64 STEP_COUNTER_L (4Bh)

Step counter output register (r).

Table 157. STEP_COUNTER_L register

| STEP_CO |
|---------|---------|---------|---------|---------|---------|---------|---------|
| UNTER_L |
| _7 | _6 | _5 | _4 | _3 | _2 | _1 | _0 |

Table 158. STEP_COUNTER_L register description

STEP_COUNTER_L_[7:0]	Step counter output (LSbyte)
----------------------	------------------------------

9.65 STEP_COUNTER_H (4Ch)

Step counter output register (r).

Table 159. STEP_COUNTER_H register

ſ	STEP_CO							
	UNTER_H							
	_7	_6	_5	_4	_3	_2	_1	_0

Table 160. STEP_COUNTER_H register description

STEP_COUNTER_H_[7:0]	Step counter output (MSbyte)

9.66 SENSORHUB13_REG (4Dh)

Thirteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 161. SENSORHUB13_REG register

3_0

Table 162. SENSORHUB13_REG register description

SHub13_[7:0]	Thirteenth byte associated to external sensors
--------------	--

9.67 SENSORHUB14_REG (4Eh)

Fourteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 163. SENSORHUB14 REG register

Table 164. SENSORHUB14_REG register description

SHub14_[7:0]	Fourteenth byte associated to external sensors
--------------	--

9.68 SENSORHUB15_REG (4Fh)

Fifteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 165. SENSORHUB15 REG register

	ĺ	SHub15 7	SHub15 6	SHub15 5	SHub15 4	SHub15 3	SHub15 2	SHub15 1	SHub15 0
--	---	----------	----------	----------	----------	----------	----------	----------	----------

Table 166. SENSORHUB15_REG register description

SHub15_[7:0]	Fifteenth byte associated to external sensors
--------------	---

9.69 **SENSORHUB16_REG** (50h)

Sixteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 167. SENSORHUB16_REG register

	SHub16_7 SH	Hub16_6	SHub16_5	SHub16_4	SHub16_3	SHub16_2	SHub16_1	SHub16_0	١
--	-------------	---------	----------	----------	----------	----------	----------	----------	---

Table 168. SENSORHUB16_REG register description

SHub16_[7:0]	Sixteenth byte associated to external sensors
--------------	---

9.70 **SENSORHUB17_REG** (51h)

Seventeenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 169. SENSORHUB17_REG register

Ę	SHub17 7	SHub17 6	SHub17 5	SHub17 4	SHub17 3	SHub17 2	SHub17 1	SHub17 0

Table 170. SENSORHUB17 REG register description

SHub17_[7:0]	Seventeenth byte associated to external sensors
--------------	---

9.71 **SENSORHUB18_REG** (52h)

Eighteenth byte associated to external sensors. The content of the register is consistent with the SLAVEx_CONFIG number of read operation configurations (for external sensors from x = 0 to x = 3).

Table 171. SENSORHUB18_REG register

SHub18 7 SHub18 6 SHub18 5 SHub18 4 SHub18 3 SHub18 2 SHub18 1 SHub18 -

Table 172. SENSORHUB18_REG register description

SHub18_[7:0] Eighteenth byte associated to external sensors

9.72 FUNC_SRC (53h)

Significant motion, tilt, step detector, hard/soft-iron and sensor hub interrupt source register (r).

Table 173. FUNC_SRC register

STEP_ COUNT _DELTA _IA	SIGN_ MOTION_IA	TILT_IA	STEP_ DETECTED	STEP_ OVERFLOW	HI_ FAIL	SI_END_ OP	SENSOR HUB_ END_OP
---------------------------------	--------------------	---------	-------------------	-------------------	-------------	---------------	--------------------------

Table 174. FUNC_SRC register description

STEP_COUNT _DELTA_IA	Pedometer step recognition on delta time status. Default value: 0 (0: no step recognized during delta time; 1: at least one step recognized during delta time)
SIGN_ MOTION_IA	Significant motion event detection status. Default value: 0 (0: significant motion event not detected; 1: significant motion event detected)
TILT_IA	Tilt event detection status. Default value: 0 (0: tilt event not detected; 1: tilt event detected)
STEP_ DETECTED	Step detector event detection status. Default value: 0 (0: step detector event not detected; 1: step detector event detected)
STEP_ OVERFLOW	Step counter overflow status. Default value: 0 (0: step counter value < 2 ¹⁶ ; 1: step counter value reached 2 ¹⁶)
HI_FAIL	Fail in hard/soft-ironing algorithm.
SI_END_OP	Hard/soft-iron calculation status. Default value: 0 (0: Hard/soft-iron calculation not concluded; 1: Hard/soft-iron calculation concluded)
SENSORHUB _END_OP	Sensor hub communication status. Default value: 0 (0: sensor hub communication not concluded; 1: sensor hub communication concluded)

9.73 TAP_CFG (58h)

Timestamp, pedometer, tilt, filtering, and tap recognition functions configuration register (r/w).

Table 175. TAP_CFG register

INTERRUPTS _ENABLE	0	0	SLOPE _FDS	TAP_X_EN	TAP_Y_EN	TAP_Z_EN	LIR
-----------------------	---	---	---------------	----------	----------	----------	-----

Table 176. TAP_CFG register description

INTERRUPTS _ENABLE	Enable basic interrupts (6D/4D, free fall, wake-up, tap). Default 0. (0: interrupt disabled; 1: interrupt enabled)
SLOPE_FDS	Enable accelerometer HP and LPF2 filters (refer to <i>Figure 5</i>). Default value: 0 (0: disable; 1: enable)
TAP_X_EN	Enable X direction in tap recognition ⁽¹⁾ . Default value: 0 (0: X direction disabled; 1:X direction enabled)
TAP_Y_EN	Enable Y direction in tap recognition ⁽¹⁾ . Default value: 0 (0: Y direction disabled; 1:Y direction enabled)
TAP_Z_EN	Enable Z direction in tap recognition ⁽¹⁾ . Default value: 0 (0: Z direction disabled; 1:Z direction enabled)
LIR	Latched Interrupt. Default value: 0 (0: interrupt request not latched; 1: interrupt request latched)

To enable the TAP functionality for one or all the axis, the INTERRUPTS_ENABLE bit needs to be set to '1'.

9.74 TAP_THS_6D (59h)

Portrait/landscape position and tap function threshold register (r/w).

Table 177. TAP_THS_6D register

D4D FN	SIXD_THS	SIXD_THS	TAP_THS	TAP_THS	TAP_THS	TAP_THS	TAP_THS
D4D_EN	1	0	4	3	2	1	0

Table 178. TAP_THS_6D register description

	4D orientation detection enable. Z-axis position detection is disabled.
D4D_EN	Default value: 0
	(0: enabled; 1: disabled)
SIXD THS[1:0]	Threshold for 4D/6D function. Default value: 00
	For details, refer to <i>Table 179</i> .
TAP_THS[4:0]	Threshold for tap recognition. Default value: 00000 1 LSb corresponds to FS_XL/2 ⁵

Table 179. Threshold for D4D/D6D function

SIXD_THS[1:0]	Threshold value
00	80 degrees
01	70 degrees
10	60 degrees
11	50 degrees

9.75 INT_DUR2 (5Ah)

Tap recognition function setting register (r/w).

Table 180. INT_DUR2 register

DUR3	DUR2	DUR1	DUR0	QUIET1	QUIET0	SHOCK1	SHOCK0
	_			_,_			

Table 181. INT_DUR2 register description

	Duration of maximum time gap for double tap recognition. Default: 0000
	When double tap recognition is enabled, this register expresses the maximum time
DUR[3:0]	between two consecutive detected taps to determine a double tap event. The
	default value of these bits is 0000b which corresponds to 16*ODR_XL time. If the
	DUR[3:0] bits are set to a different value, 1LSB corresponds to 32*ODR_XL time.
	Expected quiet time after a tap detection. Default value: 00
	Quiet time is the time after the first detected tap in which there must not be any
QUIET[1:0]	overthreshold event. The default value of these bits is 00b which corresponds to
	2*ODR_XL time. If the QUIET[1:0] bits are set to a different value, 1LSB
	corresponds to 4*ODR_XL time.
	Maximum duration of overthreshold event. Default value: 00
	Maximum duration is the maximum time of an overthreshold signal detection to be
SHOCK[1:0]	recognized as a tap event. The default value of these bits is 00b which corresponds
	to 4*ODR_XL time. If the SHOCK[1:0] bits are set to a different value, 1LSB
	corresponds to 8*ODR_XL time.

9.76 **WAKE_UP_THS** (5Bh)

Single and double-tap function threshold register (r/w).

Table 182. WAKE_UP_THS register

SINGLE_							
DOUBLE	0	WK_THS5	WK_THS4	WK_THS3	WK_THS2	WK_THS1	WK_THS0
_TAP							

Table 183. WAKE_UP_THS register description

	Single/double-tap event enable. Default: 0 (0: only single-tap event enabled; 1: both single and double-tap events enabled)
WK_THS[5:0]	Threshold for wakeup. Default value: 000000 1 LSb corresponds to FS_XL/2 ⁶

9.77 **WAKE_UP_DUR** (5Ch)

Free-fall, wakeup, timestamp and sleep mode functions duration setting register (r/w).

Table 184. WAKE_UP_DUR register

FF DUR5	WAKE_	WAKE_	TIMER_	SLEEP_	SLEEP_	SLEEP_	SLEEP_
FF_DORS	DUR1	DUR0	HR _	DUR3	DUR2	DUR1	DUR0

Table 185. WAKE_UP_DUR register description

	Free fall duration event. Default: 0
FF_DUR5	For the complete configuration of the free-fall duration, refer to FF_DUR[4:0] in FREE_FALL (5Dh) configuration.
	1 LSB = 1 ODR_time
WAKE DUR[1:0]	Wake up duration event. Default: 00
WARE_DOR[1.0]	1LSB = 1 ODR_time
TIMER_HR	Timestamp register resolution setting ⁽¹⁾ . Default value: 0
HIVIEK_HK	(0: 1LSB = 6.4 ms; 1: 1LSB = 25 μs)
SLEEP DUR[3:0]	Duration to go in sleep mode. Default value: 0000 (this corresponds to 16 ODR)
OLLET _DOM(5.0]	1 LSB = 512 ODR

Configuration of this bit affects TIMESTAMP0_REG (40h), TIMESTAMP1_REG (41h), TIMESTAMP2_REG (42h), STEP_TIMESTAMP_L (49h), STEP_TIMESTAMP_H (4Ah), and STEP_COUNT_DELTA (15h) registers.

9.78 FREE_FALL (5Dh)

Free-fall function duration setting register (r/w).

Table 186. FREE_FALL register

	FF DUR4	FF DUR3	FF DUR2	FF DUR1	FF DUR0	FF THS2	FF THS1	FF THS0
- 1	_	_	_	_	ı -	_	_	_

Table 187. FREE_FALL register description

	Free-fall duration event. Default: 0
FF_DUR[4:0]	For the complete configuration of the free fall duration, refer to FF_DUR5 in WAKE_UP_DUR (5Ch) configuration
FF_THS[2:0]	Free fall threshold setting. Default: 000
[FF_1113[2.0]	For details refer to <i>Table 188</i> .

Table 188. Threshold for free-fall function

FF_THS[2:0]	Threshold value
000	156 mg
001	219 mg
010	250 mg
011	312 mg
100	344 mg
101	406 mg
110	469 mg
111	500 mg

9.79 MD1_CFG (5Eh)

Functions routing on INT1 register (r/w).

Table 189. MD1_CFG register

	T1_ \CT_ ATE	INT1_ SINGLE_ TAP	INT1_WU	INT1_FF	INT1_ DOUBLE_ TAP	INT1_6D	INT1_TILT	INT1_ TIMER
--	--------------------	-------------------------	---------	---------	-------------------------	---------	-----------	----------------

Table 190. MD1_CFG register description

INT1_INACT_ STATE	Routing on INT1 of inactivity mode. Default: 0 (0: routing on INT1 of inactivity disabled; 1: routing on INT1 of inactivity enabled)
INT1_SINGLE_ TAP	Single-tap recognition routing on INT1. Default: 0 (0: routing of single-tap event on INT1 disabled; 1: routing of single-tap event on INT1 enabled)
INT1_WU	Routing of wakeup event on INT1. Default value: 0 (0: routing of wakeup event on INT1 disabled; 1: routing of wakeup event on INT1 enabled)
INT1_FF	Routing of free-fall event on INT1. Default value: 0 (0: routing of free-fall event on INT1 disabled; 1: routing of free-fall event on INT1 enabled)
INT1_DOUBLE _TAP	Routing of tap event on INT1. Default value: 0 (0: routing of double-tap event on INT1 disabled; 1: routing of double-tap event on INT1 enabled)
INT1_6D	Routing of 6D event on INT1. Default value: 0 (0: routing of 6D event on INT1 disabled; 1: routing of 6D event on INT1 enabled)
INT1_TILT	Routing of tilt event on INT1. Default value: 0 (0: routing of tilt event on INT1 disabled; 1: routing of tilt event on INT1 enabled)
INT1_TIMER	Routing of end counter event of timer on INT1. Default value: 0 (0: routing of end counter event of timer on INT1 disabled; 1: routing of end counter event of timer event on INT1 enabled)

9.80 MD2_CFG (5Fh)

Functions routing on INT2 register (r/w).

Table 191. MD2_CFG register

INT2_ INACT_	INT2_ SINGLE_	INT2_WU	INT2_FF	INT2_ DOUBLE_	INT2_6D	INT2_TILT	INT2_ IRON
STATE	TAP			TAP			IIXOIN

Table 192. MD2_CFG register description

INT2_INACT_ STATE	Routing on INT2 of inactivity mode. Default: 0 (0: routing on INT2 of inactivity disabled; 1: routing on INT2 of inactivity enabled)
	Single-tap recognition routing on INT2. Default: 0 (0: routing of single-tap event on INT2 disabled; 1: routing of single-tap event on INT2 enabled)



Table 192. MD2_CFG register description (continued)

	<u> </u>
INT2_WU	Routing of wakeup event on INT2. Default value: 0 (0: routing of wakeup event on INT2 disabled; 1: routing of wake-up event on INT2 enabled)
INT2_FF	Routing of free-fall event on INT2. Default value: 0 (0: routing of free-fall event on INT2 disabled; 1: routing of free-fall event on INT2 enabled)
INT2_DOUBLE _TAP	Routing of tap event on INT2. Default value: 0 (0: routing of double-tap event on INT2 disabled; 1: routing of double-tap event on INT2 enabled)
INT2_6D	Routing of 6D event on INT2. Default value: 0 (0: routing of 6D event on INT2 disabled; 1: routing of 6D event on INT2 enabled)
INT2_TILT	Routing of tilt event on INT2. Default value: 0 (0: routing of tilt event on INT2 disabled; 1: routing of tilt event on INT2 enabled)
INT2_IRON	Routing of soft-iron/hard-iron algorithm end event on INT2. Default value: 0 (0: routing of soft-iron/hard-iron algorithm end event on INT2 disabled; 1: routing of soft-iron/hard-iron algorithm end event on INT2 enabled)

9.81 MASTER_CMD_CODE (60h)

Table 193. MASTER_CMD_CODE register

| MASTER_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| CMD_ |
| CODE7 | CODE6 | CODE5 | CODE4 | CODE3 | CODE2 | CODE1 | CODE0 |

Table 194. MASTER_CMD_CODE register description

CODE[7:0]	MASTER_CMD_ CODE[7:0]	Master command code used for stamping for sensor sync. Default: 0
-----------	--------------------------	---

9.82 SENS_SYNC_SPI_ERROR_CODE (61h)

Table 195. SENS_SYNC_SPI_ERROR_CODE register

| ERROR_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| CODE7 | CODE6 | CODE5 | CODE4 | CODE3 | CODE2 | CODE1 | CODE0 |

Table 196. SENS_SYNC_SPI_ERROR_CODE register description

ERROR_CODE[7:0]	Error code used for sensor synchronization. Default: 0)
-----------------	---

9.83 **OUT_MAG_RAW_X_L** (66h)

External magnetometer raw data (r).

Table 197. OUT_MAG_RAW_X_L register

D7	D6	D5	D4	D3	D2	D1	D0

Table 198. OUT_MAG_RAW_X_L register description

D[7:0]	X-axis external magnetometer value (LSbyte)
--------	---

9.84 **OUT_MAG_RAW_X_H** (67h)

External magnetometer raw data (r).

Table 199. OUT_MAG_RAW_X_H register

D15	D14	D13	D12	D11	D10	D9	D8
	I						

Table 200. OUT_MAG_RAW_X_H register description

D[15:8]	X-axis external magnetometer value (MSbyte)
---------	---

9.85 OUT MAG RAW Y L (68h)

External magnetometer raw data (r).

Table 201. OUT_MAG_RAW_Y_L register

D7	D6	D5	D4	D3	D2	D1	D0
	_	_		_			l -

Table 202. OUT_MAG_RAW_Y_L register description

D[7:0] Y-axis external magnetometer value (LSbyte)

9.86 **OUT_MAG_RAW_Y_H** (69h)

External magnetometer raw data (r).

Table 203. OUT_MAG_RAW_Y_H register

D15	D14	D13	D12	D11	D10	D9	D8

Table 204. OUT_MAG_RAW_Y_H register description

D[15:8]	Y-axis external magnetometer value (MSbyte)	
---------	---	--

9.87 OUT_MAG_RAW_Z_L (6Ah)

External magnetometer raw data (r).

Table 205. OUT_MAG_RAW_Z_L register

D7	D6	D5	D4	D3	D2	D1	D0	

Table 206. OUT_MAG_RAW_Z_L register description

D[7:0] Z-axis external magnetometer value (LSbyte)
--

9.88 OUT_MAG_RAW_Z_H (6Bh)

External magnetometer raw data (r).

Table 207. OUT_MAG_RAW_Z_H register

D15	D14	D13	D12	D11	D10	D9	D8

Table 208. OUT_MAG_RAW_Z_H register description

D[15:8]	Z-axis external magnetometer value (MSbyte)
---------	---

9.89 X_OFS_USR (73h)

Accelerometer X-axis user offset correction (r/w)

Table 209. X_OFS_USR register

| X_OFS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| | USR_6 | | | | | | |

Table 210. X_OFS_USR register description

	Accelerometer X-axis user offset correction expressed in two's complement,
[7:0]	weight depends on CTRL6_C(4) bit. The value must be in the range [-127 127].

9.90 Y_OFS_USR (74h)

Accelerometer Y-axis user offset correction (r/w)

Table 211. Y_OFS_USR register

ſ	Y_OFS_							
			USR_5		USR_3	USR_2	USR_1	USR_0

Table 212. Y_OFS_USR register description

Y_OFS_USR_	Accelerometer Y-axis user offset correction expressed in two's complement,
[7:0]	weight depends on CTRL6_C(4) bit. The value must be in the range [-127 127].

9.91 Z_OFS_USR (75h)

Accelerometer Z-axis user offset correction (r/w)

Table 213. Z_OFS_USR register

| Z_OFS_ |
|--------|--------|--------|--------|--------|--------|--------|--------|
| USR_7 | USR_6 | USR_5 | USR_4 | USR_3 | USR_2 | USR_1 | USR_0 |

Table 214. Z_OFS_USR register description

	Accelerometer Z-axis user offset correction expressed in two's complement,					
[7:0]	weight depends on CTRL6_C(4) bit. The value must be in the range [-127 127].					

10 Embedded functions register mapping

The table given below provides a list of the registers for the embedded functions available in the device and the corresponding addresses. Embedded functions registers are accessible when FUNC CFG EN is set to '1' in FUNC CFG ACCESS (01h).

Note:

All modifications of the content of the embedded functions registers have to be performed with the device in power-down mode.

Table 215. Registers address map - embedded functions

Nama	Time	Registe	er address	Defects	Comment
Name	Type	Hex	Binary	- Default	Comment
SLV0_ADD	r/w	02	00000010	00000000	
SLV0_SUBADD	r/w	03	00000011	00000000	
SLAVE0_CONFIG	r/w	04	00000100	00000000	
SLV1_ADD	r/w	05	00000101	00000000	
SLV1_SUBADD	r/w	06	00000110	00000000	
SLAVE1_CONFIG	r/w	07	00000111	00000000	
SLV2_ADD	r/w	08	00001000	00000000	
SLV2_SUBADD	r/w	09	00001001	00000000	
SLAVE2_CONFIG	r/w	0A	00001010	00000000	
SLV3_ADD	r/w	0B	00001011	00000000	
SLV3_SUBADD	r/w	0C	00001100	00000000	
SLAVE3_CONFIG	r/w	0D	00001101	00000000	
DATAWRITE_SRC_ MODE_SUB_SLV0	r/w	0E	00001110	00000000	
CONFIG_PEDO_THS_MIN	r/w	0F	00001111	00010000	
RESERVED	-	10-12			Reserved
SM_THS	r/w	13	00010011	00000110	
PEDO_DEB_REG	r/w	14	00010100	01101110	
STEP_COUNT_DELTA	r/w	15	0001 0101	00000000	
MAG_SI_XX	r/w	24	00100100	00001000	
MAG_SI_XY	r/w	25	00100101	00000000	
MAG_SI_XZ	r/w	26	00100110	00000000	
MAG_SI_YX	r/w	27	00100111	00000000	
MAG_SI_YY	r/w	28	00101000	00001000	
MAG_SI_YZ	r/w	29	00101001	00000000	
MAG_SI_ZX	r/w	2A	00101010	00000000	
MAG_SI_ZY	r/w	2B	00101011	00000000	



Table 215. Registers address map - embedded functions (continued)

Name	Type	Register	address	Default	Comment
Name	Type Hex		Binary	Delauit	Comment
MAG_SI_ZZ	r/w	2C	00101100	00001000	
MAG_OFFX_L	r/w	2D	00101101	00000000	
MAG_OFFX_H	r/w	2E	00101110	00000000	
MAG_OFFY_L	r/w	2F	00101111	00000000	
MAG_OFFY_H	r/w	30	00110000	00000000	
MAG_OFFZ_L	r/w	31	00110001	00000000	
MAG_OFFZ_H	r/w	32	00110010	00000000	

Registers marked as *Reserved* must not be changed. Writing to those registers may cause permanent damage to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered up.



11 Embedded functions registers description

Note:

All modifications of the content of the embedded functions registers have to be performed with the device in power-down mode.

11.1 SLV0_ADD (02h)

I²C slave address of the first external sensor (Sensor1) register (r/w).

Table 216. SLV0_ADD register

Slave0_	rw_0						
add6	add5	add4	add3	add2	add1	add0	

Table 217. SLV0_ADD register description

Slave0_add[6:0]	I ² C slave address of Sensor1 that can be read by sensor hub. Default value: 0000000
rw_0	Read/write operation on Sensor1. Default value: 0 (0: write operation; 1: read operation)

11.2 SLV0_SUBADD (03h)

Address of register on the first external sensor (Sensor1) register (r/w).

Table 218. SLV0_SUBADD register

| Slave0_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 219. SLV0_SUBADD register description

Slave0_reg[7:0]	Address of register on Sensor1 that has to be read/write according to the rw_0 bit
	value in SLV0_ADD (02h). Default value: 00000000

11.3 SLAVE0_CONFIG (04h)

First external sensor (Sensor1) configuration and sensor hub settings register (r/w).

Table 220. SLAVE0_CONFIG register

Slave0 rate1	_ Slave0_ rate0	Aux_sens _on1	Aux_sens _on0	Src_mode	Slave0_ numop2	Slave0_ numop1	Slave0_ numop0	
-----------------	--------------------	------------------	------------------	----------	-------------------	-------------------	-------------------	--



Table 221. SLAVE0_CONFIG register description

Slave0_rate[1:0]	Decimation of read operation on Sensor1 starting from the sensor hub trigger. Default value: 00 (00: no decimation 01: update every 2 samples 10: update every 4 samples 11: update every 8 samples)
Aux_sens_on[1:0]	Number of external sensors to be read by sensor hub. Default value: 00 (00: one sensor 01: two sensors 10: three sensors 11: four sensors)
Src_mode	Source mode conditioned read ⁽¹⁾ . Default value: 0 (0: source mode read disabled; 1: source mode read enabled)
Slave0_numop[2:0]	Number of read operations on Sensor1.

Read conditioned by the content of the register at address specified in the DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh) register. If the content is non-zero, the operation continues with the reading of the address specified in the SLV0_SUBADD (03h) register, else the operation is interrupted.

11.4 SLV1_ADD (05h)

I²C slave address of the second external sensor (Sensor2) register (r/w).

Table 222. SLV1_ADD register

Slave1_	r 1	l						
add6	add5	add4	add3	add2	add1	add0	'_'	

Table 223. SLV1_ADD register description

	I ² C slave address of Sensor2 that can be read by sensor hub. Default value: 0000000			
r_1	Read operation on Sensor2 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled)			

11.5 SLV1_SUBADD (06h)

Address of register on the second external sensor (Sensor2) register (r/w).

Table 224. SLV1_SUBADD register

| Slave1_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 225. SLV1_SUBADD register description

Slave1_reg[7:0]	Address of register on Sensor2 that has to be read according to the r_1 bit value in <i>SLV1_ADD (05h)</i> . Default value: 00000000
-----------------	--



11.6 **SLAVE1_CONFIG (07h)**

Second external sensor (Sensor2) configuration register (r/w).

Table 226. SLAVE1_CONFIG register

Slave1_ rate1	Slave1_ rate0	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	Slave1_ numop2	Slave1_ numop1	Slave1_ numop0	
------------------	------------------	------------------	------------------	------------------	-------------------	-------------------	-------------------	--

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 227. SLAVE1_CONFIG register description

Slave1_rate[1:0]	Decimation of read operation on Sensor2 starting from the sensor hub trigger. Default value: 00 (00: no decimation 01: update every 2 samples
	10: update every 4 samples 11: update every 8 samples)
Slave1_numop[2:0]	Number of read operations on Sensor2.

11.7 SLV2_ADD (08h)

I²C slave address of the third external sensor (Sensor3) register (r/w).

Table 228. SLV2_ADD register

Slave2_	, O						
add6	add5	add4	add3	add2	add1	add0	1_2

Table 229. SLV2_ADD register description

	I ² C slave address of Sensor3 that can be read by sensor hub. Default value: 0000000
Ir 7	Read operation on Sensor3 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled)

11.8 SLV2_SUBADD (09h)

Address of register on the third external sensor (Sensor3) register (r/w).

Table 230. SLV2_SUBADD register

Slave	2_ Slave2_	Slave2_	Slave2_	Slave2_	Slave2_	Slave2_	Slave2_
reg7	reg6	reg5	reg4	reg3	reg2	reg1	reg0

Table 231. SLV2_SUBADD register description

Slave2_reg[7:0]	Address of register on Sensor3 that has to be read according to the r_2 bit value
	in SLV2_ADD (08h). Default value: 00000000



11.9 SLAVE2_CONFIG (0Ah)

Third external sensor (Sensor3) configuration register (r/w).

Table 232. SLAVE2_CONFIG register

Slave2_ Slave2_ rate1 rate0	0 ⁽¹⁾	0 ⁽¹⁾	0 ⁽¹⁾	Slave2_ numop2	Slave2_ numop1	Slave2_ numop0]
-----------------------------	------------------	------------------	------------------	-------------------	-------------------	-------------------	---

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 233. SLAVE2_CONFIG register description

	Decimation of read operation on Sensor3 starting from the sensor hub trigger.
	Default value: 00
Slave2 rate[1:0]	(00: no decimation
0.0.02_10.0[1.0]	01: update every 2 samples
	10: update every 4 samples
	11: update every 8 samples)
Slave2_numop[2:0]	Number of read operations on Sensor3.

11.10 SLV3_ADD (0Bh)

I²C slave address of the fourth external sensor (Sensor4) register (r/w).

Table 234. SLV3_ADD register

Slave3_	. 0						
add6	add5	add4	add3	add2	add1	add0	I_3

Table 235. SLV3_ADD register description

Slave3_add[6:0]	I ² C slave address of Sensor4 that can be read by the sensor hub. Default value: 0000000
r_3	Read operation on Sensor4 enable. Default value: 0 (0: read operation disabled; 1: read operation enabled)

11.11 SLV3_SUBADD (0Ch)

Address of register on the fourth external sensor (Sensor4) register (r/w).

Table 236. SLV3_SUBADD register

| Slave3_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| reg7 | reg6 | reg5 | reg4 | reg3 | reg2 | reg1 | reg0 |

Table 237. SLV3_SUBADD register description

Slave3_red[7:0]	Address of register on Sensor4 that has to be read according to the r_3 bit value
Olaveo_reg[7.0]	in SLV3_ADD (0Bh). Default value: 00000000



11.12 SLAVE3_CONFIG (0Dh)

Fourth external sensor (Sensor4) configuration register (r/w).

Table 238. SLAVE3_CONFIG register

Slave3_	Slave3_	o(1)	o ⁽¹⁾	O ⁽¹⁾	Slave3_	Slave3_	Slave3_
rate1	rate0	0. /	0. 7	0. 7	numop2	numop1	numop0

^{1.} This bit must be set to '0' for the correct operation of the device.

Table 239. SLAVE3_CONFIG register description

Slave3_rate[1:0]	Decimation of read operation on Sensor4 starting from the sensor hub trigger. Default value: 00 (00: no decimation 01: update every 2 samples 10: update every 4 samples 11: update every 8 samples)
Slave3_numop[2:0]	Number of read operations on Sensor4.

11.13 DATAWRITE_SRC_MODE_SUB_SLV0 (0Eh)

Data to be written into the slave device register (r/w).

Table 240. DATAWRITE_SRC_MODE_SUB_SLV0 register

Slave_								
dataw7	dataw6	dataw5	dataw4	dataw3	dataw2	dataw1	dataw0	

Table 241. DATAWRITE_SRC_MODE_SUB_SLV0 register description

	Data to be written into the slave device according to the rw_0 bit in SLV0_ADD
Slave_dataw[7:0]	(02h) register or address to be read in source mode.
	Default value: 00000000

11.14 CONFIG_PEDO_THS_MIN (0Fh)

Table 242. CONFIG_PEDO_THS_MIN register

PEDO_FS 0 0 ths_min_4 ths_min_3 th	ths_min_2 ths_min_1	ths_min_0
--	---------------------	-----------

Table 243. DATAWRITE_SRC_MODE_SUB_SLV0 register description

PEDO_FS	Pedometer data elaboration at 4 <i>g</i> . (0: elaboration of 2 <i>g</i> data; 1: elaboration of 4 <i>g</i> data)
ths_min_[4:0]	Minimum threshold to detect a peak. Default is 10h.



11.15 SM_THS (13h)

Significant motion configuration register (r/w).

Table 244. SM_THS register

| SM_THS_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |

Table 245. SM_THS register description

SM_THS[7:0] Significant motion threshold. Default value: 00000110	
---	--

11.16 PEDO_DEB_REG (14h)

Table 246. PEDO_DEB_REG register default values

| DEB_ |
|-------|-------|-------|-------|-------|-------|-------|-------|
| TIME4 | TIME3 | TIME2 | TIME1 | TIME0 | STEP2 | STEP1 | STEP0 |
| 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

Table 247. PEDO_DEB_REG register description

DEB_TIME[4:0]	Debounce time. If the time between two consecutive steps is greater than DEB_TIME*80ms, the debouncer is reactivated. Default value: 01101
DEB_STEP[2:0]	Debounce threshold. Minimum number of steps to increment step counter (debounce). Default value: 110

11.17 STEP_COUNT_DELTA (15h)

Time period register for step detection on delta time (r/w).

Table 248. STEP_COUNT_DELTA register

SC_	l							
DELTA_7	DELTA_6	DELTA_5	DELTA_4	DELTA_3	DELTA_2	DELTA_1	DELTA_0	l

Table 249. STEP_COUNT_DELTA register description

SC_DELTA[7:0]	Time period value ⁽¹⁾ (1LSB = 1.6384 s)
---------------	--

^{1.} This value is effective if the TIMER_EN bit of CTRL10_C (19h) is set to 1 and the TIMER_HR bit of WAKE_UP_DUR (5Ch) register is set to 0.

11.18 MAG_SI_XX (24h)

Soft-iron matrix correction register (r/w).

Table 250. MAG_SI_XX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| XX_7 | XX_6 | XX_5 | XX_4 | XX_3 | XX_2 | XX_1 | XX_0 |

Table 251. MAG_SI_XX register description

MAG_SI_XX_[7:0] Soft-iron correction row1 col1 coefficient ⁽¹⁾ . Default value: 0000	01000
---	-------

^{1.} Value is expressed in sign-module format.

11.19 MAG_SI_XY (25h)

Soft-iron matrix correction register (r/w).

Table 252. MAG_SI_XY register

ĺ	MAG_SI_							
	XY_7	XY_6	XY_5	XY_4	XY_3	XY_2	XY_1	XY_0

Table 253. MAG_SI_XY register description

MAG_SI_XY_[7:0] | Soft-iron correction row1 col2 coefficient⁽¹⁾. Default value: 00000000

11.20 MAG_SI_XZ (26h)

Soft-iron matrix correction register (r/w).

Table 254. MAG_SI_XZ register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| XZ_7 | XZ_6 | XZ_5 | XZ_4 | XZ_3 | XZ_2 | XZ_1 | XZ_0 |

Table 255. MAG_SI_XZ register description

MAG_SI_XZ_[7:0] Soft-iron correction row1 col3 coefficient⁽¹⁾. Default value: 00000000

11.21 MAG_SI_YX (27h)

Soft-iron matrix correction register (r/w).

Table 256. MAG_SI_YX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YX_7 | YX_6 | YX_5 | YX_4 | YX_3 | YX_2 | YX_1 | YX_0 |

Table 257. MAG_SI_YX register description

MAG_SI_YX_[7:0] Soft-iron correction row2 col1 coefficient⁽¹⁾. Default value: 00000000

577

^{1.} Value is expressed in sign-module format.

^{1.} Value is expressed in sign-module format.

^{1.} Value is expressed in sign-module format.

11.22 MAG_SI_YY (28h)

Soft-iron matrix correction register (r/w).

Table 258. MAG_SI_YY register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YY_7 | YY_6 | YY_5 | YY_4 | YY_3 | YY_2 | YY_1 | YY_0 |

Table 259. MAG_SI_YY register description

MAG_SI_YY_[7:0] Soft-iron correction row2 col2 coefficient⁽¹⁾. Default value: 00001000

11.23 MAG_SI_YZ (29h)

Soft-iron matrix correction register (r/w).

Table 260. MAG_SI_YZ register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| YZ_7 | YZ_6 | YZ_5 | YZ_4 | YZ_3 | YZ_2 | YZ_1 | YZ_0 |

Table 261. MAG_SI_YZ register description

MAG_SI_YZ_[7:0]	Soft-iron correction row2 col3 coefficient ⁽¹⁾ . Default value: 00000000
-----------------	---

^{1.} Value is expressed in sign-module format.

11.24 MAG_SI_ZX (2Ah)

Soft-iron matrix correction register (r/w).

Table 262. MAG_SI_ZX register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ZX_7 | ZX_6 | ZX_5 | ZX_4 | ZX_3 | ZX_2 | ZX_1 | ZX_0 |

Table 263. MAG_SI_ZX register description

MAG_SI_ZX_[7:0] | Soft-iron correction row3 col1 coefficient⁽¹⁾. Default value: 00000000

11.25 MAG_SI_ZY (2Bh)

Soft-iron matrix correction register (r/w).

Table 264. MAG_SI_ZY register

| MAG_SI_ |
|---------|---------|---------|---------|---------|---------|---------|---------|
| ZY_7 | ZY_6 | ZY_5 | ZY_4 | ZY_3 | ZY_2 | ZY_1 | ZY_0 |

Table 265. MAG_SI_ZY register description

MAG_SI_ZY_[7:0] Soft-iron correction row3 col2 coefficient ⁽¹⁾ . Default value: 00000000

^{1.} Value is expressed in sign-module format.



^{1.} Value is expressed in sign-module format.

^{1.} Value is expressed in sign-module format.

11.26 MAG SI ZZ (2Ch)

Soft-iron matrix correction register (r/w).

Table 266. MAG_SI_ZZ register

MAG_S	I_ MAG_SI_	MAG_SI_	MAG_SI_	MAG_SI_	MAG_SI_	MAG_SI_	MAG_SI_
ZZ_7	ZZ_6	ZZ_5	ZZ_4	ZZ_3	ZZ_2	<i>ZZ</i> _1	ZZ_0

Table 267. MAG_SI_ZZ register description

^{1.} Value is expressed in sign-module format.

11.27 MAG_OFFX_L (2Dh)

Offset for X-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 268. MAG_OFFX_L register

MAG_O	FF MAG_C	OFF MAG_OF	F MAG_OFF	MAG_OFF	MAG_OFF	MAG_OFF	MAG_OFF
X_L_7	7 X_L_	6 X_L_5	X_L_4	X_L_3	X_L_2	X_L_1	X_L_0

Table 269. MAG_OFFX_L register description

MAG_OFFX_L_[7:0] Offset for X-axis hard-iron compensation. Default value: 00000000

11.28 MAG_OFFX_H (2Eh)

Offset for X-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 270. MAG_OFFX_H register

MA	G_OFF	MAG_OFF						
X	_H_7	X_H_6	X_H_5	X_H_4	X_H_3	X_H_2	X_H_1	X_H_0

Table 271. MAG_OFFX_L register description

MAG_OFFX_H_[7:0] Offset for X-axis hard-iron compensation. Default value: 00000000

11.29 MAG_OFFY_L (2Fh)

Offset for Y-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 272. MAG_OFFY_L register

MAG_OFF	ĺ							
Y_L_7	Y_L_6	Y_L_5	Y_L_4	Y_L_3	Y_L_2	Y_L_1	Y_L_0	

Table 273. MAG_OFFY_L register description

MAG_OFFY_L_[7:0] Offset for Y-axis hard-iron compensation. Default value: 00000000



11.30 MAG_OFFY_H (30h)

Offset for Y-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 274. MAG_OFFY_H register

ſ	MAG_OFF							
	Y_H_7	Y_H_6	Y_H_5	Y_H_4	Y_H_3	Y_H_2	Y_H_1	Y_H_0

Table 275. MAG_OFFY_L register description

MAG_OFFY_H_[7:0] Offset for Y-axis hard-iron compensation. Default value: 00000000

11.31 MAG_OFFZ_L (31h)

Offset for Z-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 276. MAG_OFFZ_L register

MAG_OFF	ĺ							
Z_L_7	Z_L_6	Z_L_5	Z_L_4	Z_L_3	Z_L_2	Z_L_1	Z_L_0	

Table 277. MAG_OFFZ_L register description

MAG_OFFZ_L_[7:0] Offset for Z-axis hard-iron compensation. Default value: 00000000

11.32 MAG_OFFZ_H (32h)

Offset for Z-axis hard-iron compensation register (r/w). The value is expressed as a 16-bit word in two's complement.

Table 278. MAG_OFFZ_H register

| MAG_OFF |
|---------|---------|---------|---------|---------|---------|---------|---------|
| Z_H_7 | Z_H_6 | Z_H_5 | Z_H_4 | Z_H_3 | Z_H_2 | Z_H_1 | Z_H_0 |

Table 279. MAG_OFFX_L register description

MAG_OFFZ_H_[7:0] Offset for Z-axis hard-iron compensation. Default value: 00000000



Soldering information LSM6DSL

12 Soldering information

The LGA package is compliant with the ECOPACK®, RoHS and "Green" standard. It is qualified for soldering heat resistance according to JEDEC J-STD-020.

Land pattern and soldering recommendations are available at www.st.com/mems.




LSM6DSL Package information

13 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

13.1 LGA-14L package information

Figure 17. LGA-14L 2.5x3x0.86 mm package outline and mechanical data



Package information LSM6DSL

13.2 LGA-14 packing information

Figure 18. Carrier tape information for LGA-14 package





Figure 19. LGA-14 package orientation in carrier tape






Figure 20. Reel information for carrier tape of LGA-14 package

Table 280. Reel dimensions for carrier tape of LGA-14 package

Reel dimensions (mm)				
A (max)	330			
B (min)	1.5			
С	13 ±0.25			
D (min)	20.2			
N (min)	60			
G	12.4 +2/-0			
T (max)	18.4			

Revision history LSM6DSL

14 Revision history

Table 281. Document revision history

Date	Revision	Changes
10-Dec-2015 1 Initial release		Initial release
01-Feb-2016	2	Updated Table 3: Mechanical characteristics Updated Table 4: Electrical characteristics Updated Figure 7: Accelerometer chain Updated Section 9: Register description
12-Feb-2016 3 Updated <i>Table 3: Mechanical cha.</i>		Updated Table 3: Mechanical characteristics



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics – All rights reserved

