

# **CRD** Abutment Verification Script

Version 2022.08-1

Manmit Muker (mmuker)

August 8, 2022

### **CONFIDENTIAL INFORMATION**

The information contained in this presentation is the confidential and proprietary information of Synopsys. You are not permitted to disseminate or use any of the information provided to you in this presentation outside of Synopsys without prior written authorization.

### **IMPORTANT NOTICE**

In the event information in this presentation reflects Synopsys' future plans, such plans are as of the date of this presentation and are subject to change. Synopsys is not obligated to update this presentation or develop the products with the features and functionality discussed in this presentation. Additionally, Synopsys' services and products may only be offered and purchased pursuant to an authorized quote and purchase order or a mutually agreed upon written contract with Synopsys.

### Description

- The script can be used to build then execute physical verification on the following testcase types
  - Abutment and Utility Cell/Block Boundary testcases: testcases as defined in the CRD. For projects without integrated covercells, both macros and covercells can be added to the testcase.
  - Wrapper testcases: macro is instantiated into a wrapper cell, particularly useful for PERC.
  - Abutment Wrapper testcases: macros are abutted prior to being instantiated into a wrapper cell.
  - Standard Cell Boundary testcases: an ~20um standard cell ring is created around the macro.
  - Abutment Standard Cell Boundary testcases: macros are abutted prior to standard cell ring creation.
  - Standard Cell Fill testcases: macros are filled with standard cells.
  - Physical Verification Only testcases: physical verification is run on the macro as is.
  - Utility Cell/Block Abutment testcases: special abutment testcases designed for utility cell/block checking.

### Usage

#### Location

- CAD-REP: /remote/cad-rep/projects/alpha/alpha\_common/bin/crd\_abutment/
- P4 1999: //wwcad/msip/projects/alpha/alpha\_common/bin/crd\_abutment/

#### Instructions

- Create working directory and change to it
- Copy crd\_abutment\_parameters.csv to working directory and modify as per <u>Configuring crd\_abutment\_parameters.csv</u>. The
  parameters in the CSV file must be configured prior to running the script for correct operation
- Execute
  - > /remote/cad-rep/projects/alpha/alpha\_common/bin/crd\_abutment/crd\_abutment.tcl


#### Output

- Script log file called crd\_abutment.log
- Testcase log files called <testcase>.log
- Subdirectories for each testcase will be created
- A uniquified\_input\_CDL subdirectory with the uniquified CDL files, if uniquify\_input\_cdl parameter is set to 1
- A uniquified\_input\_GDS subdirectory with the uniquified GDS files, if uniquify\_input\_gds parameter is set to 1
- A results subdirectory containing links to PV and testcase log files
- PV run directories can be found in <testcase>/pv/ subdirectory, useful for loading results in VUE

### Abutment and Utility Cell/Block Boundary testcases


- Generate testcases as per CRD by listing testcase names for testcases\_abutment parameter
- Covercells for hard macros can be added by setting test\_covercells to 1. Covercells only can be tested by setting test\_macros to 0
- Pin texts are propagated to the top level based on the layers specified in the covercell\_text\_layers and macro\_text\_layers parameters
- Top level rectangular boundary can be added by setting generate\_boundary to 1, and upsized through generated\_boundary\_upsize\_\* parameters
- Example: testcases\_abutment,abutment\_acx4\_d0\_a0\_d0\_ew boundary\_dbyte\_decapvddq\_ew





### Wrapper testcases


- Wrapper testcases are used to instantiate a macro into a wrapper cell
- The wrapper cell must have a name of the form of \*wrapper\_<macro>
- The script will add the macro at the origin of the wrapper cell as a subcell
- If the generate\_cdl parameter is set to 1, the script will also generate a merged netlist of the wrapper cell with the macro instantiated – useful for LVS and PERCTOPO
- Typical use case is for PERC where the wrapper cell includes relamps, connections and pin labels
- Example: testcases\_wrapper,
   PERC\_wrapper\_dwc\_lpddr5xmphymaster\_top\_ew



Script will add dwc\_lpddr5xmphymaster\_top\_ew macro into wrapper cell at the origin

### Abutment Wrapper testcases


- Similar to <u>Wrapper testcases</u>, but will abut macros as per the specified testcase prior to instantiating into a wrapper cell
- The wrapper cell must have a name of the form of \*wrapper\_<testcase>
- The script will add the abutted macros at the origin of the wrapper cell as a single subcell
- Typical use case is for LPDDR54 PERC where the wrapper cell includes clamps, connections and pin labels
- Example: testcases\_abutment\_wrapper,wrapper\_PERC\_11M\_dwc \_ddrphy\_ac1r\_ew




Script will assemble SE, SEC and DIFF macros into AC1R configuration and add other macros as above, prior to insertion into wrapper cell

### Standard Cell Boundary testcases

- Testcases named boundary\_<macro>\_stdcell are generated for each macro listed in the testcases\_stdcell parameter
- Stdcell ring of ~20um is added around macro
- Example: testcases\_stdcell,dwc\_ddrphyacx4\_top\_ew dwc\_ddrphydbyte\_top\_ew



boundary\_dwc\_ddrphyacx4\_top\_ew\_stdcell




boundary\_dwc\_ddrphydbyte\_top\_ew\_stdcell

### Standard Cell Boundary testcases


#### Cont'd

 Stdcell keepout regions can be specified using the stdcell\_kpt\_[b|l|r|t] and stdcell\_manual\_kpt\_<testcase> parameters



### Abutment Standard Cell Boundary testcases

- Similar to <u>Standard Cell Boundary testcases</u>, but will abut macros as per the specified testcase prior to standard cell ring insertion
- Testcases named boundary\_<testcase>\_stdcell are generated for each <testcase> listed in the testcases\_abutment\_stdcell parameter
- Stdcell keepout regions can be specified using the stdcell\_kpt\_\* and stdcell\_manual\_kpt\_<macro/testcase> parameters
- Stdcell ring of ~20um is added around testcase
- Typical use case is for LPDDR54
- Example: testcases\_abutment\_stdcell,boundary\_master\_decap\_stdcell\_ew



### Standard Cell Fill Testcases

- Fill macro with standard cells and produce GDS
  - Physical Verification can be run on this GDS by enabling the relevant Physical Verification parameters
  - GDS can also be imported into Custom Compiler with reference libraries to have OA view of filled macro

#### Inputs

- List macros to be filled in the testcases\_stdcell\_fill parameter
- Provide placement DEF (COMPONENTS section) for macros example file shown in figure
- Provide LEF and GDS files for COMPONENTS
- Provide process and standard cell parameters
- Example for dwc\_lpddr5xmphyacx2\_top\_ew:
  - def\_ dwc\_lpddr5xmphyacx2\_top\_ew,<absolute path to DEF>
  - lef\_dwc\_lpddr5xmphy\_lcdl,<absolute path to LEF>
  - <LEF parameters for remaining COMPONENTS>
  - gds\_dwc\_lpddr5xmphy\_lcdl,<absolute path to GDS>
  - <GDS parameters for remaining COMPONENTS>
  - testcases\_stdcell\_fill,dwc\_lpddr5xmphyacx2\_top\_ew


```
VERSION 5.8 ;
DIVIDERCHAR "/" :
BUSBITCHARS "[]";
DESIGN dwc_lpddr5xmphyacx2_top_ew ;
UNITS DISTANCE MICRONS 2000;
DIEAREA ( 0 0 ) ( 436458 199920 ) :
COMPONENTS 9 :
- lcdl10 dwc_lpddr5xmphy_lcdl + PLACED ( 31008 176400 ) N
polkrov1 dwc_lpddr5xmphy_polk_rxdca + PLACED ( 75072 36120 ) N
- lstx_acx2 dwc_lpddr5xmphy_lstx_acx2_ew + PLACED ( 103428 0 ) FS
- AX_1 dwc_lpddr5xmphy_txrxac_ew + PLACED ( 103428 0 ) FS
vreg_acx dwc_lpddr5xmphy_vregvsh_ew + PLACED ( 376380 25200 ) N
  + SOURCE DIST :
- AX_O dwc_lpddr5xmphy_txrxac_ew + PLACED ( 103428 99960 ) N
 - polknovO dwc_lpddr5xmphy_polk_rxdca + PLACED ( 75072 153720 ) FS
  + SOURCE DIST :
- clamp_acx2 dwc_lpddr5xmphy_vddqclamp_acx2_ew + PLACED ( 301308 0 ) N
  + SOURCE DIST :
- lcdl1 dwc_lpddr5xmphy_lcdl + PLACED ( 31008 0 ) FS
  + SOURCE DIST ;
END COMPONENTS
END DESIGN
```

#### Sample placement DEF

### Standard Cell Fill Testcases

#### Cont'd

Stdcell keepout regions can be specified using the stdcell\_inner\_kpt\_[b|I|r|t], stdcell\_kpt\_[b|I|r|t] and stdcell\_manual\_kpt\_<testcase> parameters




- Macro boundary
- stdcell\_inner\_kpt\_[b|l|r|t]
- stdcell\_kpt\_[b|l|r|t]
  - stdcell\_manual\_kpt\_<testcase>

### Physical Verification Only testcases

- Run physical verification on macros listed for the testcases\_pv\_only parameter
- Example: testcases\_pv\_only,dwc\_ddrphyacx4\_top\_ns dwc\_ddrphydbyte\_top\_ew
- GDS and CDL for macros must be provided
  - gds\_<macro>,<path to GDS>
  - cdl\_<macro>,<path to CDL>


### Utility Cell/Block Abutment testcases

- Testcases are specified as separate parameters with the name testcases\_utility\_\*
- The format for the parameter is <mode>:<cell1> <cell2> <...>:[<cella> <cellb> <...>]
- "full" mode script builds testcase shown on right for every combination of two cells to check all edge and corner cases
- All cells should be the same size
- Example: testcases\_utility\_full\_example,full:dwc\_lpddr5xm phy\_decapvdd2h\_ew dwc\_lpddr5xmphy\_decapvdd2h\_ld\_ew dwc\_lpddr5xmphy\_decapvddq\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_ew



### Utility Cell/Block Abutment testcases

- "block\_ew" mode
- Script builds testcase (1) for every combination of two utility blocks for the same hard macro
  - Blocks should be the same size
- Script builds testcase (2) for every combination of two utility blocks for different hard macros
  - Blocks should be the same width
- Example: testcases\_utility\_block\_example, block\_ew:dwc\_lpddr5xmphy\_decapvsh\_zcal\_ew dwc\_lpddr5xmphy\_decapvddq\_zcal\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_zcal\_ew:dwc\_lpddr5xmphy\_d ecapvsh\_ld\_dx5\_ew dwc\_lpddr5xmphy\_decapvsh\_dx5\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_dx5\_ew dwc\_lpddr5xmphy\_decapvddq\_dx5\_ew:dwc\_lpddr5xmphy\_decapvsh\_ld\_dx4\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_dx4\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_dx4\_ew dwc\_lpddr5xmphy\_decapvddq\_ld\_dx4\_ew



(1) Same HM



(2) Different HM

• UDE parameters – required for running physical verification through pvbatch

Parameter name	Description
project_type	Project type. Example: ddr54
project_name	Project name. Example:d809-ddr54-tsmc7ff18
release_name	Release name. Example: rel1.00_cktpcs
metal_stack	Metal stack. Example: 15M_1X_h_1Xa_v_1Ya_h_5Y_vhvhv_2Yy2Yx2R

#### Cont'd

• Process parameters – required for testcase GDS generation

Parameter name	Description
boundary_layer	Cell boundary layer. Example: 108:0
dbu	Process DBU in metres. Example: 1e-9
icc2_gds_layer_map	IC Compiler II GDS layer map path. (For Standard Cell Boundary testcases only.) Example: /remote/cad-rep/fab/f101- tsmc/5nm/logic/FF/common/tech_le/icc2/ver1.1_2a/orig/PR_tech/Synopsys/GdsOutMap_ICC2/PRTF_ICC2_N 5_gdsout_15M_1X_h_1Xb_v_1Xe_h_1Ya_v_1Yb_h_5Y_vhvhv_2Yy2R_SHDMIM.11_2a.map
icc2_techfile	IC Compiler II techfile path. (For Standard Cell Boundary testcases only.)  Example: /remote/cad-rep/fab/f101- tsmc/5nm/logic/FF/common/tech_le/icc2/ver1.1_2a/orig/PR_tech/Synopsys/TechFile/Standard/VHV/PRTF_IC C2_N5_15M_1X1Xb1Xe1Ya1Yb5Y2Yy2R_UTRDL_M1P34_M2P35_M3P42_M4P42_M5P76_M6P76_M7P76 _M8P76_M9P76_M10P76_M11P76_H210_SHDMIM.11_2a.tf
tap_distance	Tap distance in microns. As a staggered tap placement is used, this value is typically four times the required device to tap distance. (For Standard Cell Boundary testcases only.)  Example: 20

#### Cont'd

Abutment parameters – used in testcase GDS generation.

Parameter name	Description
generate_boundary	Set to 1 to generate top level boundary in GDS.
generated_boundary_upsize_*	Specify top level boundary upsizing in microns. There are parameters for left, right, top and bottom.

#### Cont'd

• Text parameters – required for testcase GDS generation. Specified as layer:datatype. Multiple layers can be specified.

Parameter name	Description
covercell_text_layers	Texts from covercells on specified layers will be promoted to testcase top level.  Example: 202:44 202:45
macro_text_layers	Texts from macro cells on specified layers will be promoted to testcase top level. Example: 202:38

- Macro and covercell collateral paths to macro and covercell views used for testcase generation.
  - Perforce depot paths, including revision #, can be specified.
  - Example: gds\_dwc\_lpddr5xphydx4\_top\_ew,//depot/products/lpddr5x\_ddr5\_phy/lp5x/project/d930-lpddr5x-tsmc5ff12/di/rel/0.75a/dwc\_lpddr5xphydx4\_top\_ew/views/gds/15M\_1X\_h\_1Xb\_v\_1Xe\_h\_1Ya\_v\_1Yb\_h\_5Y\_vhvhv\_2Yy2Z/dwc\_lpddr5xphydx4\_top\_ew.gds.gz#7

Parameter name	Description
cdl_ <macro></macro>	Absolute or Perforce path to macro CDL. (For Physical Verification Only testcases. For Wrapper testcases, optionally.)
def_ <macro></macro>	Absolute or Perforce path to macro DEF. (For Standard Cell Fill testcases only.)
gds_ <macro></macro>	Absolute or Perforce path to macro GDS.
lef_ <macro></macro>	Absolute or Perforce path to macro LEF. (For Standard Cell Boundary testcases only.)
gds_dwc_ddrphycover_ <macro></macro>	Absolute or Perforce path to covercell GDS. (For Abutment and Utility Cell/Block Boundary testcases only, optionally.)

#### Cont'd

• Standard cell parameters – paths to standard cell views used for [Abutment] Standard Cell Boundary and Standard Cell Fill testcase generation, along with boundary cell details.

Parameter name	Description
boundary_*	Specify standard cell boundary cell names.
stdcell_drive_strength	Specify version of INV/BUF/ND2/NR2 cells to add. Example: 4
stdcell_gds	Absolute path to standard cell GDS.
stdcell_inner_kpt_[b I r t]	Specify standard cell keepout from top level boundary in microns. There are parameters for left, right, top and bottom. (For Standard Cell Fill testcases only.)
stdcell_kpt_[b l r t]	Specify standard cell keepout from macro in microns. There are parameters for left, right, top and bottom.
stdcell_manual_kpt_ <macro testcase=""></macro>	Specify manual standard cell keepouts in microns. Values are given as sets of four numbers representing rectangular bbox (IIx IIy urx ury) of keepout, where II is lower left and ur is upper right.  Example with two keepouts: 160.5 20 180.5 30 120 -5 140 10  (180.5, 30)  (160.5, 20)  (140, 10)

#### Cont'd

• Standard cell parameters – paths to standard cell views used for [Abutment] Standard Cell Boundary and Standard Cell Fill testcase generation, along with boundary cell details.

Parameter name	Description
stdcell_ndm	Absolute path to standard cell NDM.
stdcell_tap	Specify tap cell name.
stdcell_tap_boundary_wall_cell_*	Specify standard cell tap, boundary and wall cell names.

#### Cont'd

• Testcase and testing control parameters – control what is being tested and how

Parameter name	Description
testcases_abutment	List of Abutment and Utility Cell/Block Boundary testcases to run. These are as specified in CRD. Example: abutment_acx4_a0_aM_aM_a0_ew abutment_acx4_d0_a0_d0_ew boundary_dbyte_decapvddq_ew
testcases_abutment_stdcell	List of Abutment Standard Cell Boundary testcases to run.
testcases_abutment_wrapper	List of Abutment Wrapper testcases to run.
testcases_pv_only	List of macros for Physical Verification Only testcases.
testcases_stdcell	List of macros for Standard Cell Boundary testcases.
testcases_stdcell_fill	List of macros for Standard Cell Fill testcases.
testcases_utility_*	Parameter to define details of Utility Cell/Block Abutment testcase. See <u>Utility Cell/Block Abutment testcases</u> section for details on how to use. Multiple parameters can be specified.
testcases_wrapper	List of Wrapper testcases to run. Testcases are specified as *wrapper_ <macro>.</macro>

#### Cont'd

• Testing parameters – control what is being tested and how

Parameter name	Description
generate_cdl	If set to 1, script will generate CDL for Wrapper testcases instead of using an empty CDL.
generate_lef	If set to 1, script will generate size-only LEF (no pins) for macro for Standard Cell Boundary testcases instead of using user provided LEF.
output_layout_format	Choose between GDS or OASIS for output layout format.
test_covercells	Set to 1 to include hard macro covercells in Abutment and Utility Cell/Block Boundary testcases.
test_macros	Set to 1 to include macros in Abutment and Utility Cell/Block Boundary testcases.
uniquify_input_cdl	Set to 1 to uniquify input CDL files prior to testcase generation. Recommended to avoid cell conflicts if using non-uniquified collateral. (Applies to Physical Verification Only and Wrapper testcases only.)
uniquify_input_cdl_filter_file	Absolute path to CDL uniquification filter file.
uniquify_input_gds	Set to 1 to uniquify input GDS files prior to testcase generation. Recommended to avoid cell conflicts if using non-uniquified collateral.
uniquify_signal_pins	Set to 1 to uniquify signal pin names for each macro in testcase to filter opens. Not recommended as uniquified signal pin names may not match pins listed in PV runset. (Applies to Abutment and Utility Cell/Block Boundary testcases only.)

#### Cont'd

Parameter name	Description
msip_cd_pv_version	Set to override default msip_cd_pv module version. (optional) Example: 2019.07-5
grid	Set to 1 to run ICV on the grid; 0 to run locally.
virtual_connect_icv	Control how virtual connect is handled for ICV. Valid values are ON, OFF and FOUNDRY_DEFAULT. (optional)
virtual_connect_calibre	Control how virtual connect is handled for Calibre. Valid values are ALL and OFF. (optional)

#### Cont'd

Parameter name	Description
DRC parameters	
drc_icv	Set to 1 to run ICV DRC.
drc_calibre	Set to 1 to run Calibre DRC.
drc_icv_grid_processes	Set number of cores for ICV grid job.
drc_icv_options_file	Set to path of ICV options file to override default. (optional)
drc_icv_runset	Set to path of ICV runset file to override default. (optional)
drc_icv_unselect_rule_names	List of ICV DRC rules to not run. (optional)  Example: *_DN_*
drc_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
drc_prefix	Specific verification to run. Default is DRC.
drc_feol_fill	Set to 1 to run FEOL fill prior to DRC.
drc_beol_fill	Set to 1 to run BEOL fill prior to DRC.
drc_error_limit	Set to error limit to override CCS/PCS setting. (optional)

#### Cont'd

Parameter name	Description
LVS parameters	
lvs_icv	Set to 1 to run ICV LVS.
lvs_calibre	Set to 1 to run Calibre LVS.
lvs_icv_grid_processes	Set number of cores for ICV grid job.
lvs_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
lvs_prefix	Specific verification to run. Default is LVS.
PERCCNOD parameters	
perccnod_icv	Set to 1 to run ICV PERCCNOD.
perccnod_calibre	Set to 1 to run Calibre PERCCNOD.
perccnod_icv_grid_processes	Set number of cores for ICV grid job.
perccnod_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
perccnod_prefix	Specific verification to run. Default is PERCCNOD.

#### Cont'd

Parameter name	Description
PERCCD parameters	
perccd_icv	Set to 1 to run ICV PERCCD. Note: ICV PERCLDL must be run as well.
perccd_calibre	Set to 1 to run Calibre PERCCD. Note: Calibre PERCLDL must be run as well.
perccd_icv_grid_hosts	Set number of hosts for ICV grid job.
perccd_icv_grid_cores_per_host	Set number of cores per host for ICV grid job.
perccd_icv_grid_h_vmem	Set h_vmem for ICV grid job. Example: 1000G
perccd_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
perccd_prefix	Specific verification to run. Default is PERCCD.

#### Cont'd

Parameter name	Description
PERCLDL parameters	
percldl_icv	Set to 1 to run ICV PERCLDL.
percldl_calibre	Set to 1 to run Calibre PERCLDL.
percldl_icv_grid_processes	Set number of cores for ICV grid job.
percldl_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
percldl_prefix	Specific verification to run. Default is PERCLDL.

#### Cont'd

Parameter name	Description
PERCP2P parameters	
percp2p_icv	Set to 1 to run ICV PERCP2P. Note: ICV PERCLDL must be run as well.
percp2p_calibre	Set to 1 to run Calibre PERCP2P. Note: Calibre PERCLDL must be run as well.
percp2p_icv_grid_hosts	Set number of hosts for ICV grid job.
percp2p_icv_grid_cores_per_host	Set number of cores per host for ICV grid job.
percp2p_icv_grid_h_vmem	Set h_vmem for ICV grid job. Example: 1000G
percp2p_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
percp2p_prefix	Specific verification to run. Default is PERCP2P.

#### Cont'd

Parameter name	Description
PERCTOPO parameters	
perctopo_icv	Set to 1 to run ICV PERCTOPO.
perctopo_calibre	Set to 1 to run Calibre PERCTOPO.
perctopo_icv_grid_processes	Set number of cores for ICV grid job.
perctopo_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
perctopo_prefix	Specific verification to run. Default is PERCTOPO.

#### Cont'd

Parameter name	Description
PERCTOPOLA parameters	
perctopola_icv	Set to 1 to run ICV PERCTOPOLA.
perctopola_calibre	Set to 1 to run Calibre PERCTOPOLA.
perctopola_icv_grid_processes	Set number of cores for ICV grid job.
perctopola_calex_extra_arguments	Calex extra arguments for Calibre. (optional) Example:long
perctopola_prefix	Specific verification to run. Default is PERCTOPOLA.

### Appendix A – Sample standard cell boundary configurations

 gf12lpp18 IRL95157 gf12ncpllogl14hdd078f # Process parameters boundary\_layer,62:21 dbu,1e-09 icc2 gds layer map,/remote/cad-rep/fab/f123-GF/12nm/LPPLUS/techfiles/icc2/ver1.0 2.0/orig/11M 3Mx 4Cx 2Kx 2Gx LB/12LPPLUS 11M 3Mx 4Cx 2Kx 2Gx LB ndm2gds.layermap icc2 techfile,/remote/cad-rep/fab/f123-GF/12nm/LPPLUS/techfiles/icc2/ver1.0 2.0/orig/11M 3Mx 4Cx 2Kx 2Gx LB/12LPPLUS 11M 3Mx 4Cx 2Kx 2Gx LB 78cpp ndm.tf # Standard cell parameters boundary\_bottom,HDBLVT14\_CAPB3 HDBLVT14\_CAPB2 boundary\_bottom\_left\_inside\_corner,HDBLVT14\_CAPTINC13 boundary bottom left outside corner, HDBLVT14 CAPBC8 boundary bottom right inside corner, HDBLVT14 CAPTINC13 boundary\_bottom\_right\_outside\_corner,HDBLVT14\_CAPBC8 boundary\_left,HDBLVT14\_CAPLR8 boundary\_right,HDBLVT14\_CAPLR8 boundary\_top,HDBLVT14\_CAPT3 HDBLVT14\_CAPT2 boundary top left inside corner, HDBLVT14 CAPBINC13 boundary\_top\_left\_outside\_corner,HDBLVT14\_CAPTC8 boundary\_top\_right\_inside\_corner,HDBLVT14\_CAPBINC13 boundary top right outside corner, HDBLVT14 CAPTC8 stdcell drive strength,4 stdcell gds,<path to>/gf12ncpllogl14hdd078f.gds

stdcell\_ndm,<path to>/gf12ncpllogl14hdd078f\_frame\_only.ndm



stdcell\_tap,HDBLVT14\_TAPDS

### Appendix A – Sample standard cell boundary configurations

```
tsmc3eff IRL4259299 ts03nxpllogl03hdd048f
# Process parameters
boundary_layer,108:0
dbu,5e-10
icc2 qds layer map,/remote/cad-rep/fab/f101-tsmc/3nm/N3E/logic/FF/common/tech le/fusion compiler/ver0.9 1a eval062422/orig/PR tech/Synopsys/GdsOutMap/PRTF ICC2 N3E qdsout 15M 1Xa h 1Xb v 1Xc h 1Xd v 1Ya h 1Yb v 4Y hvhv 2Yy2Z SHDMIM.09 1a eval062422.map
icc2_techfile/,remote/cad-rep/fab/f101-tsmc/3nm/N3E/logic/FF/common/tech_le/fusion_compiler/ver0.9_1a_eval062422/orig/PR_tech/Synopsys/TechFile/Standard/VHV/PRTF_ICC2_N3E_15M_1Xa1Xb1Xc1Xd1Ya1Yb4Y2Yy2Z_UTRDL_M1P48_M2P26_M3P35_M4P35_M5P42_M6P76_M7P76_M8P76_M9P76_M1P76_M8P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P76_M1P
# Standard cell parameters
boundary bottom
boundary bottom left inside corner.
boundary bottom left inside horizontal abutment,
boundary_bottom_left_outside_corner,
boundary bottom right inside corner,
boundary bottom right inside horizontal abutment,
boundary_bottom_right_outside_corner,
boundary left, HDBLVT03 CAPL 9
boundary right, HDBLVT03 CAPR 9
boundary_top,
boundary_top_left_inside_corner,
boundary top left outside corner,
boundary top right inside corner
boundary_top_right_outside_corner,
stdcell drive strength,8
stdcell qds,/remote/us01sqnfs00502/stdcells/IRL4259299 TSMCN3e DDR PHY H169 Libraries Release CQv1p1/ts03nxplloql03hdd048f/qds/ts03nxplloql03hdd048f,qds
stdcell inner kpt b,
stdcell inner kpt I,
stdcell inner kpt r
stdcell inner kpt t.
stdcell kpt b,0.338
stdcell_kpt_l,0.144
stdcell kpt r,0.144
stdcell kpt t,0.338
stdcell manual kpt <macro/testcase>
stdcell ndm/remote/us01sqnfs00502/stdcells/IRL4259299 TSMCN3e DDR PHY H169 Libraries Release CQv1p1/ts03nxpllogl03hdd048f/ndm/ts03nxpllogl03hdd048f frame only.ndm
stdcell_tap_boundary_wall_cell_n_fill_wall,HDBLVT03_FILL_NWALLY2_15
stdcell_tap_boundary_wall_cell_n_fill_wall_replacement,HDBLVT03_FILL_NWALLCPY2_17
stdcell tap boundary wall cell n inner corner boundary, HDBLVT03 CAPNTBINCY2 9
stdcell_tap_boundary_wall_cell_n_left_tap,HDBLVT03_CAPTAPDS_NWLY2_17
stdcell_tap_boundary_wall_cell_n_right_tap,HDBLVT03_CAPTAPDS_NWRY2_17
stdcell tap boundary wall cell n ntap inner corner boundary, HDBLVT03 CAPTAPDS NWTBINCY3 17
stdcell_tap_boundary_wall_cell_n_ptap_inner_corner_boundary,HDBLVT03_CAPTAPDS_PWTBINCY2_15
stdcell tap boundary wall cell n tap, HDBLVT03 TAPDS NWY2 10
stdcell tap boundary wall cell n tap wall, HDBLVT03 TAPDS NWWALLY2 15
stdcell_tap_boundary_wall_cell_n_tb_boundary,HDBLVT03_CAPNTB_1
stdcell_tap_boundary_wall_cell_n_tb_corner_boundary,HDBLVT03_CAPNTBC_9
stdcell tap boundary wall cell n tb comer tap, HDBLVT03 CAPTAPDS NWTBCY2 19
stdcell_tap_boundary_wall_cell_n_tb_tap,HDBLVT03_CAPTAPDS_NWTBY2_14
stdcell tap boundary wall cell n to tap wall, HDBLVT03 CAPTAPDS NWWALLTBY2 17
stdcell tap boundary wall cell n to wall, HDBLVT03 CAP NWALLTB 15
stdcell_tap_boundary_wall_cell_p_fill_wall,HDBLVT03 FILL PWALLY2 15
stdcell_tap_boundary_wall_cell_p_fill_wall_replacement, HDBLVT03_FILL_PWALLCPY2_17
stdcell_tap_boundary_wall_cell_p_inner_corner_boundary,HDBLVT03_CAPPTBINCY2_9
stdcell_tap_boundary_wall_cell_p_left_tap,HDBLVT03_CAPTAPDS_PWLY2_17
stdcell_tap_boundary_wall_cell_p_right_tap,HDBLVT03_CAPTAPDS_PWRY2_17
stdcell tap boundary wall cell p ntap inner corner boundary, HDBLVT03 CAPTAPDS NWTBINCY2 15
stdcell_tap_boundary_wall_cell_p_ptap_inner_corner_boundary,HDBLVT03_CAPTAPDS_PWTBINCY3_17
stdcell_tap_boundary_wall_cell_p_tap,HDBLVT03_TAPDS_PWY2_10
stdcell tap boundary wall cell p tap wall, HDBLVT03 TAPDS PWWALLY2 15
stdcell_tap_boundary_wall_cell_p_tb_boundary,HDBLVT03_CAPPTB_1
stdcell_tap_boundary_wall_cell_p_tb_comer_boundary,HDBLVT03_CAPPTBC_9
stdcell tap boundary wall cell p tb corner tap, HDBLVT03 CAPTAPDS PWTBCY2 21
stdcell_tap_boundary_wall_cell_p_tb_tap,HDBLVT03_CAPTAPDS_PWTBY2_14
stdcell_tap_boundary_wall_cell_p_tb_tap_wall, HDBLVT03_CAPTAPDS_PWWALLTBY2_15
stdcell tap boundary wall cell p tb wall, HDBLVT03 CAP PWALLTB 15
```



### Appendix A – Sample standard cell boundary configurations Cont'd

tsmc5ff12 IRL100162 ts05ncpllogl06hdl051f

# Process parameters

boundary\_layer,108:0

dbu,5e-10

icc2\_gds\_layer\_map,/remote/cad-rep/fab/f101-tsmc/5nm/logic/FF/common/tech\_le/icc2/ver1.2b/orig/PR\_tech/Synopsys/GdsOutMap\_ICC2/PRTF\_ICC2\_N5\_gdsout\_16M\_1X\_h\_1Xb\_v\_1Xe\_h\_1Ya\_v\_1Yb\_h\_4Y\_vhvh\_2Yy2Yx2R.12b.map

tsmc/5nm/logic/FF/common/tech\_le/icc2/ver1.2b/orig/PR\_tech/Synopsys/TechFile/Standard/VHV/PRTF\_ICC2\_N5\_16M\_1X1Xb1Xe1Ya1Yb4Y2Yy2Yx2R\_UTRDL\_M1P34\_M2P35\_M3P42\_M4P42\_M5P76\_M6P76\_M7P76\_M8P76\_M9P76\_M10P76\_H210.12b.tf

tap\_distance,56

# Standard cell parameters

boundary\_bottom,HDBLVT06\_CAPB1

boundary bottom left inside corner, HDBLVT06 CAPBLINC14

boundary\_bottom\_left\_inside\_horizontal\_abutment, HDBLVT06\_CAPBLINCGAP3

boundary\_bottom\_left\_outside\_corner,HDBLVT06\_CAPBLC14

boundary bottom right inside corner, HDBLVT06 CAPBRINC14

boundary\_bottom\_right\_inside\_horizontal\_abutment,HDBLVT06\_CAPBRINCGAP3

boundary\_bottom\_right\_outside\_corner,HDBLVT06\_CAPBRC14

boundary\_left,HDBLVT06\_CAPL14

boundary\_right, HDBLVT06\_CAPR14

boundary\_top,

boundary\_top\_left\_inside\_corner,

boundary\_top\_left\_outside\_corner,

boundary top right inside corner,

boundary\_top\_right\_outside\_corner,

stdcell\_drive\_strength,4

stdcell\_gds,<path/to>/ts05ncpllogl06hdl051f.gds

stdcell\_ndm,<path/to>/ts05ncpllogl06hdl051f\_frame\_only.ndm

stdcell tap, HDBLVT06 TAPDS 30



# Appendix A – Sample standard cell boundary configurations Cont'd

tsmc12ffc18 IRL86969 ts12ncfllogl16hdd090f

# Process parameters

boundary\_layer,108:0

# Standard cell parameters

dbu,1e-09

icc2\_gds\_layer\_map,/remote/cad-rep/fab/f101-tsmc/12nm/logic/FFC/tech\_le/icc2/ver1.2a/orig/PR\_tech/Synopsys/GdsOutMap/ICC2\_N12\_gdsout\_2Xa1Xd\_h\_3Xe\_vhv\_2Y2R.12a.map icc2\_techfile,/remote/cad-rep/fab/f101-tsmc/12nm/logic/FFC/tech\_le/icc2/ver1.2a/orig/PR\_tech/Synopsys/TechFile/Standard/VHV/PRTF\_ICC2\_N12\_11M\_2Xa1Xd3Xe2Y2R\_UTRDL\_H576\_CPODE.12a.tf

boundary\_bottom,HDBLVT16\_CAPB3 HDBLVT16\_CAPB2

boundary\_bottom\_left\_inside\_corner,HDBLVT16\_CAPBLIN4

boundary\_bottom\_left\_inside\_horizontal\_abutment,

boundary\_bottom\_left\_outside\_corner, HDBLVT16\_CAPBC4

boundary\_bottom\_right\_inside\_corner,HDBLVT16\_CAPBRIN4

boundary\_bottom\_right\_inside\_horizontal\_abutment,

boundary\_bottom\_right\_outside\_corner,HDBLVT16\_CAPBC4

boundary\_left,HDBLVT16\_CAPL4

boundary\_right, HDBLVT16\_CAPR4

boundary\_top,HDBLVT16\_CAPT3 HDBLVT16\_CAPT2

boundary\_top\_left\_inside\_corner,HDBLVT16\_CAPTLIN4

boundary top left outside corner, HDBLVT16 CAPTC4

boundary\_top\_right\_inside\_corner,HDBLVT16\_CAPTRIN4

boundary\_top\_right\_outside\_corner,HDBLVT16\_CAPTC4

stdcell\_drive\_strength,8

stdcell\_gds,<path/to>/ts12ncfllogl16hdd090f.gds

stdcell\_ndm,<path/to>/ts12ncfllogl16hdd090f\_frame\_only.ndm

stdcell\_tap,HDBLVT16\_TAPDS



# Appendix A – Sample standard cell boundary configurations Cont'd

tsmc16ffc18 IRL95691 ts16ncfllogl16hdd090f

# Process parameters

boundary\_layer,108:0

dbu,1e-9

 $icc2\_gds\_layer\_map,/remote/cad-rep/fab/f101-tsmc/16nm/logic/FFC/common/tech\_le/icc/ver1.4a/orig/PR\_tech/Synopsys/GdsOutMap/ICC\_N16\_gdsout\_2Xa1Xd\_h\_3Xe\_vhv\_2Y2R.14a.map\\icc2\_techfile,/remote/cad-rep/fab/f101-tsmc/16nm/logic/FFC/common/tech\_le/icc/ver1.4a/orig/PR\_tech/Synopsys/TechFile/Standard/VHV/PRTF\_ICC\_N16\_11M\_2Xa1Xd3Xe2Y2R\_UTRDL\_9T\_PODE.14a.tf$ 

# Standard cell parameters

boundary\_bottom,HDBLVT16\_CAPB3 HDBLVT16\_CAPB2

boundary\_bottom\_left\_inside\_corner,HDBLVT16\_CAPBLIN4

boundary\_bottom\_left\_inside\_horizontal\_abutment,

boundary\_bottom\_left\_outside\_corner,HDBLVT16\_CAPBC4

boundary bottom right inside corner, HDBLVT16 CAPBRIN4

boundary\_bottom\_right\_inside\_horizontal\_abutment,

boundary\_bottom\_right\_outside\_corner, HDBLVT16\_CAPBC4

boundary\_left,HDBLVT16\_CAPL4

boundary\_right, HDBLVT16\_CAPR4

boundary\_top,HDBLVT16\_CAPT3 HDBLVT16\_CAPT2

boundary\_top\_left\_inside\_corner,HDBLVT16\_CAPTLIN4

boundary top left outside corner, HDBLVT16 CAPTC4

boundary\_top\_right\_inside\_corner, HDBLVT16\_CAPTRIN4

boundary\_top\_right\_outside\_corner,HDBLVT16\_CAPTC4

stdcell\_drive\_strength,4

 $stdcell\_gds,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/gds/ts16ncfllogl16hdd090f.gds\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f/ndm/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm\\ stdcell\_ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm,/remote/us01sgnfs00502/stdcells/IRL95691\_TSMC16FFC\_DDR\_PHY/ts16ncfllogl16hdd090f\_frame\_only.ndm,/remote/$ 

stdcell\_tap,HDBLVT16\_TAPDS



Version	Notes
2019.08	Initial release.
2019.09	Added support for no pin text layers defined.
2019.09-1	Script now determines cell sizes through boundary_layer parameter, eliminating need for size parameters. Added parameters for running DRC, LVS and PERC_LDL (not currently enabled). Parameter added for signal pin uniquification.
2019.10	PERC_LDL now enabled. msip_cd_pv module can be set to a specific version.
2019.10-1	Added support for hard macro specific utility cell testcases. Covercell insertion is now only enabled for hard macros, not utility cells.
2019.11	Floorplan bug fixes.
2019.12	Added LPDDR54 support. Added uu_per_dbu parameter for correct testcase GDS creation.
2020.01	Added support for Calex extra arguments.
2020.01-1	Added support for standard cell boundary testcases. Added support for specifying virtual connect value for LVS.

Version	Notes
2020.08	Fixed boundary_master_stdcell_ew/ns testcase macros references. Added support for existing stdcell NDM to bypass stdcell library creation.
2020.08-1	Modified to use techlib from stdcell NDM if given. Added int22ffl18 pin text support.
2021.08	-Updated UDE3/CC log file structure for compatibility with new UDE3Stdcell NDM and macro LEFs are now required for stdcell boundary testcasesStdcell boundary testcases are now generated with the name "boundary_stdcell_ <macro>" for macros listed in the testcases_stdcell parameterTSMC5-specific fixes for stdcell boundary testcasesAdded testcases_wrapper parameter for *wrapper_<macro> testcases where script will add <macro> as subcell to *wrapper_<macro>, then run PVAdded generate_cdl parameter to enable CDL generation for *wrapper_<macro> testcasesAdded testcases_pv_only parameter. Cells listed here will have PV run on them with the provided GDS and CDLAdded support for testcases_utility_* parameters for utility cell/block abutment checking. See documentation for details on how to use.</macro></macro></macro></macro></macro>

Version	Notes
2021.08	-Added support for FEOL and BEOL fill during DRC with drc_feol_fill and drc_beol_fill parametersPV result files are now copied to the work directory rather than within each testcase directoryAdded "-runnohalt" to ICWB execution to bypass errors that occur when the same GDS is referenced again through "layout reference add"Added additional power supplies to avoid uniquifying pin namesAdded support for LPDDR5xm testcases with applicable parametersAdded support for HM+VDD clamp testcases for PERC, with applicable parametersICC2 flows now use scale_factorScript now continues to next testcase while PV jobs are executing. PV jobs are run in parallelPV parameters modified for specifying ICV or Calibre for DRC/LVS jobsAdded stdcell_drive_strength parameter to specify version of INV/BUF/ND2/NR2 cells to add.

Version	Notes
2021.08	<ul> <li>-Added stdcell_tap parameter to specify tap cell to use. Required as some stdcell libraries include several tap options.</li> <li>-Added stdcell_kpt_* parameters to specify stdcell keepout region around macro.</li> <li>-Removed following parameters:</li> <li>boundary_top* - These boundary cells not required due to even number of stdcell rows and non-flipped first row.</li> <li>calex_site - only site 3 exists now.</li> <li>stdcell_lef - no longer used in stdcell boundary testcases.</li> <li>uu_per_dbu - it is now calculated by the script.</li> </ul>
2021.08-1	Links to the physical verification report files are now created in the script's work directory instead of copies of the files.

Version	Notes
2021.09	-Renamed testcases parameter to testcases_abutment for clarity.  -Added support for abutment standard cell boundary testcases, where macros are first abutted prior to standard cell ring insertion. Specified with testcases_abutment_stdcell parameter. Testcases are generated with the name stdcell_ring_ <testcase>.  -Added support for rectilinear boundaries in standard cell boundary testcases. Changed generated testcase name to stdcell_ring_<macro>.  -Script can now generate LEF for standard cell boundary testcases by setting the generate_lef parameter to 1. Note that size-only LEFs are generated - no pin information is generated.  -Re-introduced boundary_top* parameters for rectilinear boundaries where double stdcell row heights are not followed for each boundary segment.  -Added support for abutment wrapper testcases where macros are first abutted prior to insertion as a subcell into wrapper. Wrapper cells should be named as  *wrapper_<testcase> and supplied to the new testcases_abutment_wrapper parameter.  -Updated to use ICVWB instead of ICWBEV.  -Added LPDDR54 standard cell boundary and PERC testcases.</testcase></macro></testcase>

Version	Notes
2021.11	-Complete set of LPDDR54 CRD abutment and boundary testcases added or updatedFix to Generate_Stdcell_Ring proc to use terminal boundary for text origin coordinate instead of bbox as bbox coordinate may not fall within non-rectangular pin shape.
2021.12	-Added CDL uniquification with uniquify_input_cdl and uniquify_input_cdl_filter_file parameters. Only applies to Physical Verification Only and Wrapper testcases.
2021.12-1	-Added support for Standard Cell Fill testcases with the testcases_stdcell_fill parameter.
2022.01	-Added stdcell_inner_kpt_* parameters to specify keepout from top level boundary in Standard Cell Fill testcases.
2022.02	-Added LPDDR5X abutment testcases.
2022.03	-Added abutment parameters to enable generation of boundary with upsizingFor [Abutment] Standard Cell Boundary testcases, signal pin names for spare cells are now uniquified in order to eliminate LVS opensFor [Abutment] Standard Cell Boundary testcases, macro is now placed at testbench originFor Standard Cell Fill testcases, added pin labels at top level.

Version	Notes
2022.03-1	-Addition of stdcell_manual_kpt_ <macro testcase=""> parameters to add manual standard cell keepouts to [Abutment] Standard Cell Boundary and Standard Cell Fill testcasesAddition of script log, crd_abutment.log, generation.</macro>
2022.03-2	-Fixes to support gf12lpp18 standard cellsRemoved FOUNDRY_DEFAULT value from virtual_connect parameter in parameters file template as some nodes don't report text opens by foundry default.
2022.03-3	-Support for Perforce paths with revision # for CDL, DEF, GDS and LEF collateralsAddition of log files for each testcase called <testcase>.logAddition of parameter file contents to log files.</testcase>
2022.03-4	-Fixes to support tsmc12ffc18 standard cells.
2022.04	-Script modified to uniquify all GDS files specified in parameters file if uniquify_input_gds is enabledScript modified to not use macros array variableFixes to tsmc5ff12 standard cell support.

Version	Notes
2022.04-1	-Fixes to tsmc5ff12 standard cell supportSetting version of ICC2, ICVWB and msip_cd_pv tools to support result reproducibility. These will get updated with future script versions.
2022.04-2	-Fixes to tsmc12ffc18 standard cell support related to layer map.
2022.05	-Updated LPDDR5X testcases for CRD ver0.7Changed ICVWB to now stop on errors.
2022.05-1	-Added DDR5 testcases for CRD ver0.7Added CDL to pvbatch call for PERCCNOD_ICV due to new PERCCNOD flow requiring CDL.
2022.05-2	-Adding usage statistics monitor. (wadhawan)

Version	Notes
2022.07	-Removed testcase floorplans to a separate crd_abutment_floorplans.tcl file. This file must be in the same directory as the crd_abutment.tcl script file. Note that crd_abutment.tcl no longer needs to be copied to working directory - it can be run from its published location. crd_abutment_parameters is the only file required in working directory.  -Updated tool versions: tclsh 8.6.6, ICC2 2022.03-SP2, ICVWB 2022.03-SP1 and msip_cd_pv 2022.05.  -Updated output file structure to match CKT P4 release structure.  -Added <pv_type>_prefix parameters to support alternate PV types.  -Added partial support for layout output in OASIS format. Note that there are still too many issues to recommend using OASIS.  -Replaced virtual_connect parameter with virtual_connect_icv and virtual_connect_calibre to support the different settings used by the tools.</pv_type>
2022.07-1	-Addition of LPDDR54 corner clamp floorplans from CRD v1.12.

Version	Notes
2022.08	-Standard Cell Boundary and Abutment Standard Cell Boundary testcases are now created as boundary_ <macro>_stdcell and boundary_<testcase>_stdcell to match with CRDsAdded support for tsmc3eff standard cellsUpdated ICC2 version to 2022.03-SP3Added support for DRC error limit through drc_error_limit parameter.</testcase></macro>
2022.08-1	-Fixes for tsmc16ffc18 standard cells for compatibility with newer ICC2 versions.