Relatório capítulo 11: VHDL

Aluno: Alexandre Hoffmann Genthner


Matrícula: 16103372

Para a entrega da tarefa sobre o capítulo 11: VHDL, foi tomado a **prosposta II**: implementar um circuito que realize a seguinte equação

$$A \times B + C \times D + 2 \cdot (E + F) + G$$

A	В	С	D	E	F	G
3 bits	2 bits	3 bits	2 bits	3 bits	2 bits	1 bit

Diagrama de blocos do circuito para proposta II




Resultados da emulação na platorma online

	A	В	С	D	E	F	G	Valor esperado (hexadecimal)
valor de entrada	7	3	0	0	0	0	0	0x15
valor de entrada	0	0	7	3	0	0	0	0x15
valor de entrada	0	0	0	0	7	0	0	0x0E
valor de entrada	0	0	0	0	0	3	0	0x06
valor de entrada	0	0	0	0	0	0	1	0x01
valor de entrada	1	1	1	1	1	1	1	0x07
valor de entrada	7	3	7	3	7	3	1	0x3F



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0 KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0 KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0

KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0

KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0

KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0

KEY3 KEY2 KEY1 KEY0



SW17 SW16 SW15 SW14 SW13 SW12 SW11 SW10 SW9 SW8 SW7 SW6 SW5 SW4 SW3 SW2 SW1 SW0

KEY3 KEY2 KEY1 KEY0