
# Capítulo 9: VHDL

# Relatório capítulo 9: VHDL


Aluno: Alexandre Hoffmann Genthner

**Matrícula:** 16103372

• Diagrama de estados do circuito:




• Resultado final da simulação do arquivo <a href="multi\_modo.vhd">multi\_modo.vhd</a>, passando por 6 estados tendo como valor de teste <a href="mmln = 42">mmln = 42</a>:




# Simulação na plataforma online

Para o valor de 42 na entrada, deve-se esperar os seguintes valores na emulação:


operação	SW(17 downto 16)	Decimal	Hexadecimal
-	01	42	0x2A
$R_2 \leftarrow R_1 \ll 1$	11	84	0x54
$R_3 \leftarrow R_2 + R_1$	00	126	0x7E
$R_6 \leftarrow R_3 \ll 1$	11	252	0xFC
$R_12 \leftarrow R_6 \ll 1$	[11]	504	0x1F8
$R_{13} \leftarrow R_{12} + R_1$	00	546	0x222




valor inicial apresentado pela placa antes da seleção de KEY1




saída 0x2A após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.




saída 0x54 após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.




saída 0x7E após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.



saída OxFC após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.



saída 0x1F8 após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.



saída 0x222 após execução de um ciclo de *clock* pela chave KEY1. Resultado como previsto.

### usertop.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity usertop is
   port (
        CLOCK 50: in STD LOGIC;
        CLK 500Hz: in STD LOGIC;
        RKEY: in STD LOGIC VECTOR(3 downto 0);
        KEY: in STD LOGIC VECTOR(3 downto 0);
        RSW: in STD LOGIC VECTOR(17 downto 0);
        SW : in STD LOGIC VECTOR(17 downto 0);
        LEDR : out STD LOGIC VECTOR(17 downto 0);
        HEXO, HEX1, HEX2, HEX3, HEX4, HEX5, HEX6, HEX7: out std logic vector (6
downto 0)
   );
end usertop;
architecture Structural of usertop is
  signal controlCLK, controlRST, controlENA: std logic;
  signal resultOut : std logic vector(15 downto 0);
  component multi modo is
       port(
      mmCLK, mmRST, mmENA: in std logic;
      mmSelect: in std logic vector(1 downto 0);
      mmIn: in std logic vector(15 downto 0);
      mmOut: out std logic vector(15 downto 0)
       );
  end component;
    component decod7seg is
        port (
           c : in std logic vector(3 downto 0);
            f : out std logic vector(6 downto 0)
        );
    end component;
```

```
begin
    controlCLK <= not(KEY(1));</pre>
    controlRST <= not(KEY(0));</pre>
    controlENA <= KEY(2);</pre>
        U0: multi_modo port map( controlCLK,
                                                           -- clock
                                controlRST,
                                                  -- reset
                                controlENA, -- enable/ always enabled
                                SW(17 downto 16), -- select
                                SW(15 \text{ downto 0}), -- input value
                                resultOut -- output value
        );
        LEDR <= "00" & resultOut;
        U1: decod7seg port map( c => resultOut(3 downto 0),
                                                            f \Rightarrow \text{HEXO}
        );
        U2: decod7seg port map( c => resultOut(7 downto 4),
                                                            f \Rightarrow \text{HEX1}
        );
        U3: decod7seg port map( c => resultOut(11 downto 8),
                                                            f \Rightarrow HEX2
        );
        U4: decod7seg port map( c => resultOut(15 downto 12),
                                                             f \Rightarrow HEX3
        );
end Structural;
```

### multi\_modo.vhd

```
library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity multi_modo is
    port(
    mmCLK, mmRST, mmENA: in std_logic;
    mmSelect: in std_logic_vector(1 downto 0);
    mmIn: in std_logic_vector(15 downto 0);
```

```
mmOut: out std logic vector(15 downto 0)
    );
end multi modo;
architecture Structural of multi modo is
 signal mm muxA, mm muxB, mm muxC, mm muxD: std logic vector(15 downto
0);
  signal mm registerIn : std logic vector(15 downto 0);
  signal mmPreOut : std logic vector(15 downto 0);
  component adder 16 is
   port (
     operand a, operand b: in std logic vector(15 downto 0);
     result: out std logic vector(15 downto 0)
    );
  end component;
  component shiftL is
   port (
     sllIn: in std logic vector (15 downto 0);
      sllOut: out std logic vector (15 downto 0)
   );
  end component;
  component shiftR is
   port (
      srlIn: in std logic vector (15 downto 0);
      srlOut: out std logic vector (15 downto 0)
    );
  end component;
  component mux 4 1 is
   port (
     A: in std logic vector (15 downto 0);
     B: in std logic vector (15 downto 0);
      C: in std logic vector (15 downto 0);
      D: in std logic vector (15 downto 0);
     s: in std logic vector(1 downto 0);
     F: out std logic vector (15 downto 0)
  end component;
```

```
component regis is
   port (
      registerENA: in std logic;
     registerRST: in std logic;
     registerCLK: in std logic;
      registerIn: in std logic vector (15 downto 0);
     registerOut: out std logic vector (15 downto 0)
    );
  end component;
 begin
    mm muxB <= mmIn;
        U00: adder 16 port map( operand a => mmIn ,
                                operand b => mmPreOut ,
                                result => mm muxA);
        U01: shiftR port map(srlIn => mmPreOut, srlOut => mm muxC);
        U02: shiftL port map(sllIn => mmPreOut, sllOut => mm muxD);
        U03: mux 4 1 port map( A => mm_muxA,
                                B => mm muxB ,
                                C => mm muxC ,
                                 D => mm muxD,
                                s => mmSelect,
                                F => mm registerIn );
        U04: regis port map(
                               registerENA => mmENA,
                                registerRST => mmRST,
                                registerCLK => mmCLK,
                                registerIn => mm registerIn,
                                 registerOut => mmPreOut);
   mmOut <= mmPreOut;</pre>
end Structural;
```

#### shiftL.vhd

```
library IEEE;
use IEEE.Std_Logic_1164.all;

entity shiftL is
  port (
    sllIn: in std_logic_vector (15 downto 0);
    sllOut: out std_logic_vector (15 downto 0)
```

```
);
end shiftL;

architecture behavior of shiftL is

signal auxSignal: std_logic_vector(14 downto 0);

begin
   auxSignal <= sllIn(14 downto 0);
   sllOut <= auxSignal & '0';
end behavior;</pre>
```

#### shiftR

```
library IEEE;
use IEEE.Std_Logic_1164.all;

entity shiftR is
  port (
    srlIn: in std_logic_vector (15 downto 0);
    srlOut: out std_logic_vector (15 downto 0)
    );
  end shiftR;

architecture behavior of shiftR is

signal auxSignal: std_logic_vector(14 downto 0);

begin
    auxSignal <= srlIn(15 downto 1);
    srlOut <= '0' & auxSignal;
end behavior;</pre>
```

## mux\_4\_1.vhd

```
library IEEE;
use IEEE.Std_Logic_1164.all;

entity mux_4_1 is
  port (A: in std_logic_vector (15 downto 0);
        B: in std_logic_vector (15 downto 0);
```

```
C: in std_logic_vector (15 downto 0);
    D: in std_logic_vector (15 downto 0);
    s: in std_logic_vector(1 downto 0);
    F: out std_logic_vector (15 downto 0)
    );
end mux_4_1;

-- ARQUITETURA ESTRUTURAL
architecture mux_estr of mux_4_1 is

begin
    F <= A when s = "00" else
        B when s = "01" else
        C when s = "10" else
        D;
end mux_estr;</pre>
```

#### regis.vhd

```
-- register for a 16 bits signals
library IEEE;
use IEEE.Std Logic 1164.all;
entity regis is
 port (
   registerENA: in std logic;
   registerRST: in std logic;
   registerCLK: in std logic;
   registerIn: in std logic vector (15 downto 0);
   registerOut: out std_logic_vector (15 downto 0)
   );
  end regis;
architecture behavior of regis is
 begin
   process
     begin
     wait until registerCLK'event and registerCLK = '1';
      if registerRST = '1' then
        registerOut <= "0000000000000000";
```

```
elsif registerENA = '1' then
    registerOut <= registerIn;
end if;
end process;
end behavior;</pre>
```

### adder\_16.vhd

```
library IEEE;
use IEEE.STD LOGIC 1164.all;
entity adder 16 is
   port (
    operand a, operand b: in std logic vector(15 downto 0);
    result: out std logic vector(15 downto 0)
    );
end adder 16;
architecture Structural of adder 16 is
    signal overflow : std logic;
  signal aux: std logic vector(14 downto 0);
  component full adder is
   port (
     A: in std logic;
     B: in std logic;
     Cin: in std logic;
      S: out std logic;
      Cout: out std logic
    );
  end component;
  component half adder is
   port (
     A: in std logic;
     B: in std logic;
     S: out std logic;
      Cout: out std logic
    );
   end component;
  begin
```

```
U00: half adder port map(A \Rightarrow operand_a(0), B\Rightarrow operand_b(0), S\Rightarrow
result(0), Cout=> aux(0));
        U01: full adder port map (A => operand a(1), B=> operand b(1),
Cin=> aux(0), S=> result(1), Cout=> aux(1));
        U02: full adder port map(A \Rightarrow \text{operand a}(2), B \Rightarrow \text{operand b}(2),
Cin=> aux(1), S=> result(2), Cout=> aux(2));
        U03: full adder port map(A => operand a(3), B=> operand b(3),
Cin=> aux(2), S=> result(3), Cout=> aux(3));
        U04: full adder port map (A \Rightarrow \text{operand a}(4), B \Rightarrow \text{operand b}(4),
Cin=> aux(3), S=> result(4), Cout=> aux(4));
        U05: full adder port map(A => operand a(\frac{5}{0}), B=> operand_b(\frac{5}{0}),
Cin=> aux(4), S=> result(5), Cout=> aux(5));
        U06: full adder port map (A => operand a(6), B=> operand b(6),
Cin=> aux(5), S=> result(6), Cout=> aux(6));
        U07: full adder port map(A => operand a(\frac{7}{1}), B=> operand b(\frac{7}{1}),
Cin=> aux(6), S=> result(7), Cout=> aux(7));
        U08: full adder port map(A => operand a(8), B=> operand b(8),
Cin=> aux(7), S=> result(8), Cout=> aux(8));
        U09: full adder port map(A =  operand a(9), B =  operand b(9),
Cin=> aux(8), S=> result(9), Cout=> aux(9));
        U10: full adder port map (A => operand a(10), B=> operand b(10),
Cin=> aux(9), S=> result(10), Cout=> aux(10));
        U11: full adder port map (A => operand a (11), B=> operand b (11),
Cin=> aux(10), S=> result(11), Cout=> aux(11));
        U12: full adder port map (A => operand a(12), B=> operand b(12),
Cin=> aux(11), S=> result(12), Cout=> aux(12));
        U13: full adder port map (A => operand a(13), B=> operand b(13),
Cin=> aux(12), S=> result(13), Cout=> aux(13));
        U14: full adder port map (A => operand a (14), B=> operand b (14),
Cin=> aux(13), S=> result(14), Cout=> aux(14));
        U15: full adder port map (A => operand a(15), B=> operand b(15),
Cin=> aux(14), S=> result(15), Cout=> overflow);
end Structural;
```