ARQUITECTURA DE COMPUTADORES

Tema 2: Instrucciones: El Lenguaje del Computador

Mary Jane Irwin (www.cse.psu.edu/~mji)

[Adapted from Computer Organization and Design, 4th Edition, Patterson & Hennessy, © 2008, MK]

CSE431 Chapter 2.1 Irwin, PSU, 2008

Review: Evaluating ISAs

Design-time metrics:

- Can it be implemented? With what performance, at what costs (design, fabrication, test, packaging), with what power, with what reliability?
- Can it be programmed? Ease of compilation?

Static Metrics:

How many bytes does the program occupy in memory?

Dynamic Metrics:

How many instructions are executed? How many bytes does the processor fetch to execute the program?

How many clocks are required per instruction?

How "lean" a clock is practical?

Best Metric: Time to execute the program!

depends on the instructions set, the processor organization, and compilation techniques.

Inst. Count Cycle Time

CSE431 Chapter 2.2 Irwin, PSU, 2008

Two Key Principles of Machine Design

 Instructions are represented as numbers and, as such, are indistinguishable from data

Programs are stored in alterable memory (that can be read or written to)
 Memory just like data

Stored-program concept

- Programs can be shipped as files of binary numbers binary compatibility
- Computers can inherit ready-made software provided they are compatible with an existing ISA leads industry to align around a small number of ISAs

Accounting prg (machine code) C compiler (machine code) Payroll data Source code in C for Acct prg

CSE431 Chapter 2.3 Irwin, PSU, 2008

MIPS-32 ISA

- Instruction Categories
 - Computational
 - Load/Store
 - Jump and Branch
 - Floating Point
 - coprocessor
 - Memory Management
 - Special

Registers

R0 - R31

PC

HI

LO

3 Instruction Formats: all 32 bits wide

 op
 rs
 rt
 rd
 sa
 funct
 R format

 op
 rs
 rt
 immediate
 I format

 op
 jump target
 J format

CSE431 Chapter 2.4 Irwin, PSU, 2008

MIPS (RISC) Design Principles

Simplicity favors regularity

- fixed size instructions
- small number of instruction formats
- opcode always the first 6 bits

Smaller is faster

- limited instruction set
- I limited number of registers in register file
- I limited number of addressing modes

■ Make the common case fast

- arithmetic operands from the register file (load-store machine)
- allow instructions to contain immediate operands


Good design demands good compromises

three instruction formats

CSE431 Chapter 2.5 Irwin, PSU, 2008

MIPS Arithmetic Instructions

MIPS assembly language arithmetic statement



- □ Each arithmetic instruction performs one operation
- □ Each specifies exactly three operands that are all contained in the datapath's register file (\$t0,\$s1,\$s2)

destination ← source1 op source2


Instruction Format (R format)



CSE431 Chapter 2.7 Irwin, PSU, 2008

MIPS Instruction Fields

MIPS fields are given names to make them easier to refer to



op	6-bits	opcode that specifies the operation
rs	5-bits	register file address of the first source operand
rt	5-bits	register file address of the second source operand
rd	5-bits	register file address of the result's destination
shamt	5-bits	shift amount (for shift instructions)
funct	6-bits	function code augmenting the opcode

CSE431 Chapter 2.8 Irwin, PSU, 2008

MIPS Register File

- Holds thirty-two 32-bit registers
 - Two read ports and
 - One write port
 - Registers are
 - Faster than main memory
 - But register files with more locations are slower (e.g., a 64 word file could be as much as 50% slower than a 32 word file)
 - Read/write port increase impacts speed quadratically
 - Easier for a compiler to use
 - e.g., (A*B) (C*D) (E*F) can do multiplies in any order vs. stack
 - Can hold variables so that
 - code density improves (since register are named with fewer bits than a memory location)

ers

src1 addr
src2 addr
dst addr
write data

src2 write data

cocations
ile could

Register File
32 bits

src1
data

src2 src1
data

src2
data

CSE431 Chapter 2.9 Irwin, PSU, 2008

Aside: MIPS Register Convention

Name	Register Number	Usage Preserv on call	
\$zero	0	constant 0 (hardware)	n.a.
\$at	1	reserved for assembler	n.a.
\$v0 - \$v1	2-3	returned values	no
\$a0 - \$a3	4-7	arguments	yes
\$t0 - \$t7	8-15	temporaries	no
\$s0 - \$s7	16-23	saved values	yes
\$t8 - \$t9	24-25	temporaries	no
\$gp	28	global pointer	yes
\$sp	29	stack pointer	yes
\$fp	30	frame pointer	yes
\$ra	31	return addr (hardware)	yes

CSE431 Chapter 2.10 Irwin, PSU, 2008

MIPS Memory Access Instructions

MIPS has two basic data transfer instructions for accessing memory


```
lw $t0, 4($s3) #load word from memory sw $t0, 8($s3) #store word to memory
```

- □ The data is loaded into (lw) or stored from (sw) a register in the register file a 5 bit address
- □ The memory address a 32 bit address is formed by adding the contents of the base address register to the offset value
 - A 16-bit field meaning access is limited to memory locations within a region of $\pm 2^{13}$ or 8,192 words ($\pm 2^{15}$ or 32,768 bytes) of the address in the base register

CSE431 Chapter 2.11 Irwin, PSU, 2008


Machine Language - Load Instruction

Load/Store Instruction Format (I format):




$$24_{10} + \$s3 =$$

... 0001 1000 + ... 1001 0100 ... 1010 1100 = 0x120040ac



Byte Addresses

- Since 8-bit bytes are so useful, most architectures address individual bytes in memory
 - Alignment restriction the memory address of a word must be on natural word boundaries (a multiple of 4 in MIPS-32)
- □ Big Endian: leftmost byte is word address
 IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA
- Little Endian: rightmost byte is word address
 Intel 80x86, DEC Vax, DEC Alpha (Windows NT)



CSE431 Chapter 2.13 Irwin, PSU, 2008

Aside: Loading and Storing Bytes

MIPS provides special instructions to move bytes

```
lb $t0, 1($s3) #load byte from memory sb $t0, 6($s3) #store byte to memory
```

0x28 19 8 16 bit offset

- What 8 bits get loaded and stored?
 - load byte places the byte from memory in the rightmost 8 bits of the destination register
 - what happens to the other bits in the register?
 - store byte takes the byte from the rightmost 8 bits of a register and writes it to a byte in memory

- what happens to the other bits in the memory word?

CSE431 Chapter 2.14 Irwin, PSU, 2008

MIPS Immediate Instructions

- Small constants are used often in typical code
- Possible approaches?
 - put "typical constants" in memory and load them
 - create hard-wired registers (like \$zero) for constants like 1
 - have special instructions that contain constants!

addi \$sp, \$sp, 4
$$#$sp = $sp + 4$$

slti \$t0, \$s2, 15 $#$t0 = 1 if $s2<15$

Machine format (I format):

0x0A

- The constant is kept inside the instruction itself!
 - Immediate format limits values to the range +2¹⁵—1 to -2¹⁵

CSE431 Chapter 2.15 Irwin, PSU, 2008

Aside: How About Larger Constants?

- We'd also like to be able to load a 32 bit constant into a register, for this we must use two instructions
- a new "load upper immediate" instruction

lui \$t0, 10101010101010

16	0	8	10101010101010 ₂
	•		

Then must get the lower order bits right, use

ori \$t0, \$t0, 10101010101010

1010101010101010	0000000	00000000
000000000000000	1010101	010101010

1		
ı	40404040404040	40404040404040
1	10101010101010	1010101010101010
-1		

CSE431 Chapter 2.16 Irwin, PSU, 2008

Review: Unsigned Binary Representation

Hex	Binary	Decimal
0x0000000	00000	0
0x0000001	00001	1
0x00000002	00010	2
0x0000003	00011	3
0x00000004	00100	4
0x0000005	00101	5
0x0000006	00110	6
0x0000007	00111	7
0x00000008	01000	8
0x00000009	01001	9
0xFFFFFFC	11100	2 ³² - 4
0xFFFFFFD	11101	2 ³² - 3
0xFFFFFFE	11110	2 ³² - 2
0xFFFFFFF	11111	2 ³² - 1

	2 ³¹	2 ³⁰	2 ²⁹		2 ³	2 ²	2 ¹	2 ⁰	bit weigh	าt
	31	30	29		3	2	1	0	bit position	n
	1	1	1		1	1	1	1	bit	
1	0	0	0		0	0	0	0	- 1	
				2 ³² -	1					

CSE431 Chapter 2.17 Irwin, PSU, 2008

Review: Signed Binary Representation

		2'sc binary	decimal
	-2 ³ =	1000	-8
	-(2 ³ - 1) =	1001	-7
		1010	-6
K		1011	-5
complement	all the bits	1100	-4
0101	1011	1101	-3
0101		1110	-2
	and add a 1	1111	-1
and add a 1		0000	0
0110	1010	0001	1
\		0010	2
	complement all the bits	0011	3
		0100	4
		0101	5
		0110	6
CSE431 Chapter 2.18	2 ³ - 1 =	0111	7 _{II}

MIPS Shift Operations

- Need operations to pack and unpack 8-bit characters into 32-bit words
- Shifts move all the bits in a word left or right

sll \$t2, \$s0, 8 #\$t2 = \$s0
$$<<$$
 8 bits srl \$t2, \$s0, 8 #\$t2 = \$s0 $>>$ 8 bits

■ Instruction Format (R format)

	1				
0		16	10	8	0x00

- Such shifts are called logical because they fill with zeros
 - Notice that a 5-bit shamt field is enough to shift a 32-bit value $2^5 1$ or 31 bit positions


CSE431 Chapter 2.19 Irwin, PSU, 2008

MIPS Logical Operations

□ There are a number of bit-wise logical operations in the MIPS ISA

```
and $t0, $t1, $t2 \#$t0 = $t1 \& $t2
or $t0, $t1, $t2 \#$t0 = $t1 | $t2
nor $t0, $t1, $t2 \#$t0 = not($t1 | $t2)
```

■ Instruction Format (R format)



Instruction Format (I format)

1			
	^		0 5500
0x0D	a l	×	
	9	0	

CSE431 Chapter 2.20 Irwin, PSU, 2008

MIPS Control Flow Instructions

MIPS conditional branch instructions:

```
bne $s0, $s1, Lb1 #go to Lb1 if $s0≠$s1
beq $s0, $s1, Lb1 #go to Lb1 if $s0=$s1

| Ex: if (i==j) h = i + j;
bne $s0, $s1, Lb11
add $s3, $s0, $s1
Lb11: ...
```

Instruction Format (I format):

0x05	16	17	16 bit offset
------	----	----	---------------


How is the branch destination address specified?

CSE431 Chapter 2.21 Irwin, PSU, 2008

Specifying Branch Destinations

- □ Use a register (like in lw and sw) added to the 16-bit offset
 - which register? Instruction Address Register (the PC)
 - its use is automatically implied by instruction
 - PC gets updated (PC+4) during the fetch cycle so that it holds the address of the next instruction
 - limits the branch distance to -2¹⁵ to +2¹⁵-1 (word) instructions from the (instruction after the) branch instruction, but most branches are local anyway

from the low order 16 bits of the branch instruction



CSE431 Chapter 2.22 Irwin, PSU, 2008

In Support of Branch Instructions

- We have beq, bne, but what about other kinds of branches (e.g., branch-if-less-than)? For this, we need yet another instruction, slt
- Set on less than instruction:

Instruction format (R format):

_		_	_	
	1 16	17	O	1 0 2 1
1 0	10	I /	0	UX Z4

Alternate versions of slt

```
slti $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...

sltu $t0, $s0, $s1  # if $s0 < $s1 then $t0=1 ...

sltiu $t0, $s0, 25  # if $s0 < 25 then $t0=1 ...
```

CSE431 Chapter 2.23 Irwin, PSU, 2008

Aside: More Branch Instructions

□ Can use slt, beq, bne, and the fixed value of 0 in register \$zero to create other conditions

```
slt $at, $s1, $s2, Label

slt $at, $s1, $s2 #$at set to 1 if
bne $at, $zero, Label #$s1 < $s2

| less than or equal to ble $s1, $s2, Label
| greater than bgt $s1, $s2, Label
| great than or equal to bge $s1, $s2, Label
```

- Such branches are included in the instruction set as pseudo instructions - recognized (and expanded) by the assembler
 - Its why the assembler needs a reserved register (\$at)

CSE431 Chapter 2.24 Irwin, PSU, 2008

Bounds Check Shortcut

Treating signed numbers as if they were unsigned gives a low cost way of checking if 0 ≤ x < y (index out of bounds for arrays)

□ The key is that negative integers in two's complement look like large numbers in unsigned notation. Thus, an unsigned comparison of x < y also checks if x is negative as well as if x is less than y.

CSE431 Chapter 2.25 Irwin, PSU, 2008


Other Control Flow Instructions

MIPS also has an unconditional branch instruction or jump instruction:

Instruction Format (J Format):

0x02	26-bit address
	20-011 8001 633

from the low order 26 bits of the jump instruction



CSE431 Chapter 2.26 Irwin, PSU, 2008

Aside: Branching Far Away

What if the branch destination is further away than can be captured in 16 bits?


□ The assembler comes to the rescue – it inserts an unconditional jump to the branch target and inverts the condition

becomes

T₁2:


CSE431 Chapter 2.27 Irwin, PSU, 2008





CSE431 Chapter 2.28 Irwin, PSU, 2008

MIPS Organization So Far



CSE431 Chapter 2.29 Irwin, PSU, 2008