Informe Pràctica 4-5 - Sistemes Digitals

Sintetitzador de so controlat per CPU

Aleix Gil & Toni Sbert

June 1, 2016

Continguts

1	Tasc	asca final		
	1.1	Botò	2	
	1.2	Sintetitzador	2	
	1.3	Codi final miniAVR i RAM de la cançó	3	
	1.4	Test Bench simulació	11	
	1.5	Captures Quartus i simulacions gtkwave	20	
		Conclusions		

1 Tasca final

Implementeu el sintetitzador i dissenyeu un sistema que mentre prems un polsador soni una nota. Feu un disseny en l'entorn Quartus II i carregueu-lo a la tarja DE0-Nano complementada amb la placa addicional d'expansió. Porteu els quatre senyals a la vostra protoboard i munteu el circuit sumador.

1.1 Botò

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric std.all;
entity botons is
    port (clk,boto: in std_logic;
         flag: out std_logic);
end botons;
architecture behav of botons is
    signal q1,q2: std_logic:='0';
begin
 process(clk)
    begin
      if rising_edge(clk) then
           q1 \le boto;
       q2 \le q1;
    end if;
end process;
end behav;
```

1.2 Sintetitzador

Podem veure al codi, com hem implementat un rang de notes, però no les farem servir tots per no allargar massa la cançó i la ROM.

El que fem és demanar un codi midi en binari, que correspon a la nota X i a la seva freqüència corresponent, i extreiem aquesta.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity sintetitzador is
port( midi : in std_logic_vector(7 downto 0);
        clk : in std_logic := '0';
        clock_out : out std_logic);

end sintetitzador;
```

```
architecture behav of sintetitzador is
  signal limit : std logic vector(14 downto 0) := "000000000000000";
  signal count : unsigned(14 downto 0) := (others => '0');
  signal clk_aux : std_logic := '0';
  begin
        with midi select
                     "001011001011111" when "00101001", -- Fa 1
        limit <=
                     "001001111101110" when "00101011", -- Sol 1
                     "000111011101110" when "00110000", -- Do 2
                     "00011010101101" when "00110010", -- Re 2
                     "000101100101111" when "00110101", -- Fa \it 2
                     "000100111110111" when "00110111", -- Sol 2
                     "000100011100001" when "00111001", -- La \mathcal{Z}
                     "0000111111101001" when "00111011", -- Si\ 2
                     "000011101110111" when "00111100", -- Do 3
                     "000011010101111" when "001111110", -- Re 3
                     "000010111101101" when "01000000", -- \mathit{Mi} 3
                     "000010110011000" when "01000001", -- Fa 3
                     "0000101010101010" when "01001011", -- FA# 3
                     "0000100111111100" when "01000011", -- Sol 3
                     "000010010110110" when "01001100", -- Sol# 3
                     "000010001110000" when "01000101", -- La 3
                     "0000011111110100" when "01000111", -- Si\ 3
                     "000001110111100" when "01001000", -- Do 4
                     "0000011010101011" when "01001010", -- Re 4
                     "000000000000000" when others;
    process(clk)
    begin
      if rising_edge(clk) then
        if count >= unsigned(limit) then
            clk aux <= not(clk aux);</pre>
            count <= "00000000000000";
        else
           count <= count + 1;</pre>
        end if;
        clock_out <= clk_aux;</pre>
    end if;
  end process;
end behav;
```

1.3 Codi final miniAVR i RAM de la cançó

Respecte el codi VHDL, hem hagut de modificar les comandes de la ROM, respecte el codi que vam fer servir al laboratori. Podrem visualitzar al final a les captures, com els registres (excepte el 16), fan els canvis de nota corresponents, i els counters es reinicialitzen quan toca.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity mini_avr_01 is
port (clk : in std logic;
     reset : in std logic;
     -- Let's have some registers as outputs :
     r16 : out std_logic_vector(7 downto 0);
     r17 : out std_logic_vector(7 downto 0);
     r18 : out std_logic_vector(7 downto 0);
     r19 : out std_logic_vector(7 downto 0));
end mini_avr_01;
architecture behav of mini_avr_01 is
 constant NOP : std logic vector(3 downto 0) := "0000";
 constant LDI : std_logic_vector(3 downto 0) := "1110";
 constant ADC : std logic vector(3 downto 0) := "0001";
 constant MOV : std_logic_vector(3 downto 0) := "0010";
 constant RJMP : std_logic_vector(3 downto 0) := "1100";
 constant BREQ : std_logic_vector(3 downto 0) := "1111";
 constant BRNE : std logic vector(3 downto 0) := "0011";
 constant ALU_MOV : std_logic_vector(2 downto 0) := "010";
 constant ALU_ADC : std_logic_vector(2 downto 0) := "001";
 constant ALU_EOR : std_logic_vector(2 downto 0) := "000";
 constant ALU_AND : std_logic_vector(2 downto 0) := "011";
 constant ALU_OR : std_logic_vector(2 downto 0) := "100";
 constant BRANCH : std_logic_vector(3 downto 0) := "1111";
 constant ALU_B : std_logic_vector(3 downto 0) := "0010";
 constant ALU_B_AND : std_logic_vector(1 downto 0) := "00";
 constant ALU_B_EOR : std_logic_vector(1 downto 0) := "01";
 constant ALU_B_OR : std_logic_vector(1 downto 0) := "10";
 constant ALU_B_MOV : std_logic_vector(1 downto 0) := "11";
 constant IN_OUT : std_logic_vector(3 downto 0) := "1011";
 constant presc count limit : std logic vector(15 downto 0) := "0000011111010000";
   signal reg_we : std_logic := '0';
   signal nx reg : std logic vector(7 downto 0) := "00000000";
   signal r_reg : std_logic_vector(3 downto 0) := "0000";
   signal d_reg : std_logic_vector(3 downto 0) := "0000";
   signal alu_in_a : std_logic_vector(7 downto 0) := "000000000";
   signal alu_in_b : std_logic_vector(7 downto 0) := "000000000";
   signal pr_op : std_logic_vector(15 downto 0) := "0000000000000000";
   signal pr_pc : std_logic_vector(7 downto 0) := "000000000";
   signal k : std_logic_vector(7 downto 0) := "000000000";
   signal alu_op : std_logic_vector(2 downto 0) := "000";
   signal alu_out : std_logic_vector(7 downto 0) := "00000000";
   signal debug_carry : std_logic := '0';
   signal debug zero : std logic := '0';
   signal add_temp : std_logic_vector(9 downto 0) := "00000000000";
   signal nx_pc : std_logic_vector(7 downto 0) := "000000000";
```

```
signal k_jmp : std_logic_vector(7 downto 0) := "000000000";
signal update_z : std_logic := '0';
signal c r16 : std logic vector(3 downto 0) := "0000";
signal c_r17 : std_logic_vector(3 downto 0) := "0001";
signal c_r18 : std_logic_vector(3 downto 0) := "0010";
signal c r19 : std logic vector(3 downto 0) := "0011";
signal c_r20 : std_logic_vector(3 downto 0) := "0100";
signal c_r21 : std_logic_vector(3 downto 0) := "0101";
signal c_r22 : std_logic_vector(3 downto 0) := "0110";
signal port_we : std_logic := '0';
signal in_data : std_logic_vector(7 downto 0) := "00000000";
signal timer_count : std_logic_vector(7 downto 0) := "000000000";
signal presc_count : std_logic_vector(15 downto 0) := "0000000000000000";
signal timer_state : std_logic_vector(7 downto 0) := "000000000";
signal port_adr : std_logic_vector(3 downto 0) := "0000";
signal presc_tc : std_logic := '0';
signal port_A8i : std_logic_vector(7 downto 0) := "000000000";
signal port A9i : std logic vector(7 downto 0) := "000000000";
signal timer_limit : std_logic_vector(7 downto 0) := "000000000";
type register_bank is
   array (15 downto 0) of std_logic_vector(7 downto 0);
    signal regs : register_bank; -- Registers r16..r31
type out_mux_type is (mux_alu, mux_lit, mux_in_out);
signal out_mux : out_mux_type;
type status_reg is
        record
             Z : std_logic;
             C : std_logic;
end record;
signal pr_SR, nx_SR : status_reg;
begin
RegW : process(clk) -- Register write
   begin
      if rising_edge(clk) then
        if reg_we = '1' then -- write
          regs(to_integer(unsigned(d_reg))) <= nx_reg;</pre>
        end if:
    end if;
end process RegW;
-- Register read : ALU inputs
alu_in_a <= regs(to_integer(unsigned(d_reg)));</pre>
alu_in_b <= regs(to_integer(unsigned(r_reg)));</pre>
ROM : process(pr_pc) -- Program ROM
begin
   case pr_pc is
    -- LA(2) => pr op <= LDI & "0011" & c r16 & "1001";
```

```
-- SI(2) => pr_op <= LDI & "0011" & c_r16 & "1011";
    -- DO(3) => pr_op <= LDI & "0011" & c_r16 & "1100";
    -- RE(3) => pr op <= LDI & "0011" & c r16 & "1110";
    -- MI(3) => pr_op <= LDI & "0100" & c_r16 & "0000";
    -- FA#(3) => pr_op <= LDI & "0100" & c_r16 & "1011";
when X"00" => pr_op <= LDI & "0011" & c_r16 & "1001"; -- LA 2
   when X"01" => pr_op <= LDI & "0011" & c_r17 & "1001"; -- LA 2
    when X"02" => pr_op <= LDI & "0011" & c_r18 & "1001"; -- LA 2
   when X"03" => pr_op <= LDI & "0011" & c_r19 & "1001"; -- LA 2
   when X"04" => pr_op <= LDI & "0000" & c_r20 & "0000";
   when X"05" => pr_op <= LDI & "1010" & c_r22 & "1010"; --cargo el 170 en el 22
   when X"06" \Rightarrow pr_op \leq IN_0UT \& "1000" \& c_r22 \& "1010"; --out registres
   when X"07" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";</pre>
    when X"08" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"09" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es iqual bota 2 posicions i
    when X"0A" => pr_op <= RJMP & "----" & "1111" & "1100"; --Salta -3
   when X"OB" => pr_op <= LDI & "0011" & c_r16 & "1100"; -- DO 3
   when X"OC" => pr_op <= LDI & "0011" & c_r17 & "1100"; -- DO 3
    when X"OD" => pr_op <= LDI & "0011" & c_r18 & "1100"; -- DO 3
   when X"OE" => pr_op <= LDI & "0011" & c_r19 & "1100"; -- DO 3
   when X"OF" => pr_op <= LDI & "0000" & c_r20 & "0000";
   when X"10" => pr_op <= LDI & "1010" & c_r22 & "1010"; --cargo el 170 en el 22
   when X"11" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"12" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";</pre>
    when X"13" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"14" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es igual bota 2 posicions i
   when X"15" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
   when X"16" => pr_op <= LDI & "0011" & c_r16 & "1110"; -- RE 3
   when X"17" => pr_op <= LDI & "0011" & c_r17 & "1110"; -- RE 3
    when X"18" => pr_op <= LDI & "0011" & c_r18 & "1110"; -- RE 3
   when X"19" => pr_op <= LDI & "0011" & c_r19 & "1110"; -- RE 3
   when X"1A" => pr_op <= LDI & "0000" & c_r20 & "0000";
   when X"1B" => pr_op <= LDI & "1010" & c_r22 & "1010"; --cargo el 170 en el 22
   when X"1C" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"1D" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";
   when X"1E" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"1F" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es igual bota 2 posicions i
   when X"20" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
   when X"21" => pr_op <= LDI & "0100" & c_r16 & "1011"; -- FA# 3
   when X"22" => pr_op <= LDI & "0100" & c_r17 & "1011"; -- FA# 3
    when X"23" => pr_op <= LDI & "0100" & c_r18 & "1011"; -- FA# 3
   when X"24" => pr_op <= LDI & "0100" & c_r19 & "1011"; -- FA# 3
   when X"25" => pr_op <= LDI & "0000" & c_r20 & "0000";
   when X"26" => pr op <= LDI & "1010" & c r22 & "1010"; --cargo el 170 en el 22
   when X"27" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"28" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";
```

```
when X"29" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"2A" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es igual bota 2 posicions i
   when X"2B" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
   when X"2C" => pr_op <= LDI & "0011" & c_r16 & "1001"; -- LA 2
   when X"2D" => pr_op <= LDI & "0011" & c_r17 & "1001"; -- LA 2
   when X"2E" => pr_op <= LDI & "0011" & c_r18 & "1001"; -- LA 2
   when X"2F" => pr_op <= LDI & "0011" & c_r19 & "1001"; -- LA 2
   when X"30" => pr_op <= LDI & "0000" & c_r20 & "0000";</pre>
   when X"31" => pr_op <= LDI & "1010" & c_r22 & "1010"; --cargo el 170 en el 22
   when X"32" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"33" \Rightarrow pr_op \leq IN_OUT & "0000" & c_r21 & "0010";
    when X"34" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"35" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es igual bota 2 posicions i
    when X"36" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
   when X"37" => pr_op <= LDI & "0011" & c_r16 & "1011"; -- SI 2
   when X"38" => pr_op <= LDI & "0011" & c_r17 & "1011"; -- SI 2
   when X"39" => pr_op <= LDI & "0011" & c_r18 & "1011"; -- SI 2
   when X"3A" => pr_op <= LDI & "0011" & c_r19 & "1011"; -- SI 2
   when X"3B" \Rightarrow pr_op \leftarrow LDI \& "0000" \& c_r20 \& "0000";
   when X"3C" => pr op <= LDI & "1010" & c r22 & "1010"; --cargo el 170 en el 22
   when X"3D" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"3E" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";
   when X"3F" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
    when X"40" => pr_op <= BREQ & "00" & "0000001" & "101"; -- Si no es igual bota 2 posicions i
    when X"41" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
    when X"42" => pr_op <= LDI & "0011" & c_r16 & "1110"; -- RE 3
   when X"43" => pr_op <= LDI & "0011" & c_r17 & "1110"; -- RE 3
    when X"44" => pr_op <= LDI & "0011" & c_r18 & "1110"; -- RE 3
   when X"45" => pr_op <= LDI & "0011" & c_r19 & "1110"; -- RE 3
   when X"46" => pr_op <= LDI & "0000" & c_r20 & "0000";
   when X"47" => pr op <= LDI & "1010" & c r22 & "1010"; --cargo el 170 en el 22
   when X"48" => pr_op <= IN_OUT & "1000" & c_r22 & "1010"; --out registres
   when X"49" => pr_op <= IN_OUT & "0000" & c_r21 & "0010";
   when X"4A" => pr_op <= ALU_B & ALU_B_OR & "11" & c_r21 & c_r20; --Or dels registres 21 i 20
   when X"4B" => pr op <= BREQ & "00" & "0000001" & "101"; -- Si no es iqual bota 2 posicions i
   when X"4C" => pr_op <= RJMP & "----" & "1111" & "1100"; --Sa
   when X"4D" => pr_op <= LDI & "0100" & c_r16 & "0000"; -- MI 3
   when X"4E" \Rightarrow pr_op \leftarrow LDI & "0100" & c_r17 & "0000"; -- MI 3
   when X"4F" => pr_op <= LDI & "0100" & c_r18 & "0000"; -- MI 3
   when X"50" => pr_op <= LDI & "0100" & c_r19 & "0000"; -- MI 3
   when others => pr_op <= ( others => '-');
    end case;
end process;
```

```
CONTROL : process(pr_op,pr_pc,pr_SR)
begin
      r reg <= (others => '-'); -- Defaults
      d_reg <= (others => '-');
     k <= (others => '-');
      ALU_op <= (others => '-');
      reg_we <= '0';
 k_jmp <= (others => '0');
 port_we <= '0';</pre>
    case pr_op(15 downto 12) is -- These bits are enough to
-- decide among our reduced
-- instruction set!
    when LDI => ----- LDI Instruction
      d_reg <= pr_op(7 downto 4);</pre>
      out_mux <= mux_lit ;</pre>
      k <= pr_op(11 downto 8) & pr_op(3 downto 0);</pre>
      reg_we <= '1';
   when ADC => ----- ADC Instruction
      r_reg <= pr_op(3 downto 0);</pre>
      d_reg <= pr_op(7 downto 4);</pre>
     out_mux <= mux_alu;</pre>
     reg_we <= '1';
-- Enable register write
      ALU_op <= ALU_ADC;
    when ALU_B => ----- MOV, AND, EOR, OR Instructions
      reg_we <= '1'; -- Enable register write</pre>
      case pr_op(11 downto 10) is -- Decode further down
        when ALU_B_MOV => ALU_op <= ALU_MOV;</pre>
        when ALU B EOR => ALU op <= ALU EOR;
        when ALU_B_AND => ALU_op <= ALU_AND;
        when ALU_B_OR => ALU_op <= ALU_OR;
        when others => null;
      end case;
    when BRANCH => ----- BRANCH Instruction
      if pr_op(10) = '0' then -- BREQ Instruction
        if pr_SR.Z = '1' then
          k_jmp(6 downto 0) <= pr_op(9 downto 3);</pre>
         k_{jmp}(7) \le pr_{op}(9);
        end if;
      else
        if pr_SR.Z = '0' then -- Si el Z no està actiu
           k_jmp(6 downto 0) <= pr_op(9 downto 3); -- Posa k_jmp al valor indicat per l'OPCODE
            k_{jmp}(7) \le pr_{op}(9);
        end if;
      end if;
```

```
when RJMP =>
        k_jmp<= pr_op(7 downto 0);</pre>
    when IN_OUT =>
      if pr_op(11) = '1' then -- OUT
        port_we <= '1';
        port_adr <= pr_op(3 downto 0);</pre>
        r_reg <= pr_op(7 downto 4);
      else -- IN
        out_mux <= mux_in_out;</pre>
        d_reg <= pr_op (7 downto 4); -- Destination register</pre>
        reg_we <= '1';
        case pr_op (1 downto 0) is -- Decode IN address
          when "10" => in_data <= timer_state;</pre>
          when others => null;
        end case;
      end if;
    when others =>
    null:
    end case;
end process;
ALU : process(alu_op,alu_in_a,alu_in_b,pr_SR,add_temp)
begin
 nx_SR.C <= pr_SR.C; -- by default, preserve status register</pre>
 update_Z <= '1';</pre>
 case alu_op is
   when ALU_MOV =>
 alu out <= alu in b;
 update_Z <= '0';</pre>
when ALU_AND =>
    alu_out <= alu_in_a and alu_in_b;</pre>
when ALU OR =>
    alu_out <= alu_in_a or alu_in_b;</pre>
when ALU EOR =>
    alu_out <= alu_in_a xor alu_in_b;</pre>
    when ALU_ADC => ----- ADC : Carry in / out
      add_temp <= std_logic_vector( -- auxiliar SLV (9..0)</pre>
        unsigned('0' & alu_in_a & '1') + unsigned('0' & alu_in_b & pr_SR.C )); -- Carry In
      alu_out <= add_temp(8 downto 1);</pre>
      nx_SR.C <= add_temp(9); -- Update Carry Flag</pre>
    when others => ----- Should not happen
      alu_out <= (others => '-'); -- Don't care
  end case;
```

```
end process;
UPD_z : process ( update_Z , alu_out , pr_SR )
  begin
    if update_Z = '1' then -- - - - - - Update Zero Flag
      if alu out = x"00" then
        nx SR . Z \le '1';
      else
        nx_SR \cdot Z \le 0;
  end if;
    else
                        ---- Keep old value
        nx_SR . Z <= pr_SR . Z ;</pre>
    end if;
end process;
MUX : process(out_mux, alu_out, k, in_data)
  begin
    case out_mux is
      when mux_alu => nx_reg <= alu_out;</pre>
      when mux_lit => nx_reg <= k;
      when mux_in_out => nx_reg <= in_data;</pre>
      when others => nx_reg <= (others => '-');
    end case;
end process;
process(clk,reset) -- Synchronous elements
begin
  if reset = '1' then -- Initialize Processor
    pr_pc <= ( others => '0');
    pr_SR.C <= '0';
    pr_SR.Z <= '0';
  elsif(rising_edge(clk)) then
    pr_pc <= nx_pc;</pre>
    pr_SR <= nx_SR;</pre>
  end if;
end process;
--nx_pc <= std_logic_vector(unsigned(pr_pc) + 1);
r16 <= regs(0);
r17 <= regs(1);
r18 <= regs(2);
r19 \le regs(3);
debug_carry <= pr_SR.C;</pre>
debug_zero <= pr_SR.Z;</pre>
NEXT_PC : process (pr_pc,k_jmp)
  variable tmp_pc : std_logic_vector(8 downto 0);
     tmp_pc := std_logic_vector(signed(pr_pc & '1') + signed(k_jmp & '1'));
     nx_pc <= tmp_pc (8 downto 1);</pre>
end process;
```

```
process(clk)
 begin
    if rising edge(clk) then
      if port_we = '1' and port_adr = "1010" then -- reset counter
        timer_count <= (others => '0'); -- when writing
        presc_count <= (others => '0'); -- new timer_limit
      else
        if timer_state /= x"00" and presc_tc = '1' then
          timer_count <=
            std_logic_vector(unsigned(timer_count)+1);
        end if;
        if presc_tc = '1' then
          presc_count <= (others => '0');
        else
          presc_count <=</pre>
            std_logic_vector(unsigned(presc_count)+1);
      end if;
    end if;
end process;
timer_state <= x"00" when timer_count = timer_limit -- 1:counting 0:finished
                      else x"01";
presc_tc <= '1' when presc_count = presc_count_limit -- constant</pre>
                else '0';
PortW: process(clk)
begin
  if rising_edge(clk) then
    if port_we = '1' then
      case port_adr is
      when "1000" =>
        port_A8i <= regs(to_integer(unsigned(r_reg)));</pre>
      when "1001" =>
        port_A9i <= regs(to_integer(unsigned(r_reg)));</pre>
      when "1010" =>
        timer_limit <= regs(to_integer(unsigned(r_reg)));</pre>
      when others => null;
      end case;
    end if;
  end if:
end process PortW;
```

end behav;

1.4 Test Bench simulació

Hem fet aquesta quantitat de temps per poder veure que la durada de les notes era la correcte i era perceptible pel oïda humana.

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity mini_avr_01_tb is
end mini_avr_01_tb;
architecture behav of mini_avr_01_tb is
    component my_mini_avr_01
    port( clk, reset : in std_logic;
        r16, r17, r18, r19 : out std_logic_vector(7 downto 0));
    end component;
    for dut : my_mini_avr_01 use entity work.mini_avr_01;
    signal clk, reset : std_logic;
    signal r16, r17, r18, r19 : std_logic_vector(7 downto 0);
begin
dut : my_mini_avr_01 port map ( clk => clk,
                                  reset => reset,
                                  r16 \Rightarrow r16,
                                  r17 => r17,
                                  r18 \Rightarrow r18,
                                  r19 \Rightarrow r19;
    clk0_process: process
        begin
             -- inicialitzar la cpu, flanc de reset
            clk <= '0';
            reset <= '1';
            wait for 500 ns;
            clk <='1';
            wait for 500 ns;
            reset <='0';</pre>
            for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
            end loop;
            for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                  for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                     for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                     for i in 1 to 200000 loop
                 clk <= not clk;</pre>
```

```
wait for 500 ns;
end loop;
        for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
             for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
     for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
        for i in 1 to 200000 loop
    clk <= not clk:</pre>
    wait for 500 ns;
end loop;
        for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
        for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
             for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
     for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
        for i in 1 to 200000 loop
    clk <= not clk;</pre>
    wait for 500 ns;
end loop;
```

```
for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                     for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                          for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
             for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
             for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                  for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                      for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                      for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                     for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
                          for i in 1 to 200000 loop
                 clk <= not clk;</pre>
                 wait for 500 ns;
             end loop;
             wait;
        end process clk0_process;
process
    begin
        wait;
    -- Enter here your simulation sequence
end process;
end behav;
```




Figure 1: Fotografia Quartus, implementació cançó final (miniAVR)




Figure 2: Simulació general (1)




Figure 3: Simulació general (2)




Figure 4: Primer zoom (1)




Figure 5: Primer zoom (2)




Figure 6: Segon zoom (1)




Figure 7: Segon zoom (2)




Figure 8: Reinici timer count




Figure 9: Reinici prescaler count




Figure 10: Connexió protoboard




Figure 11: Oscil·loscopi

1.5 Captures Quartus i simulacions gtkwave

1.6 Conclusions

Al laboratori, no ens sonaven les notes com corresponien. Ens produia canvis quan polsavem el botó. No sabem el motiu exacte, però degut al codi no creiem que s'hagin produit els errors, pot ésser que els FPGA que vam utilitzar tinguéssin algún error ja que, uns companys de classe ens van dir que n'hi havia una amb botons defectuosos i potser per això no ens hagi acabat de funcionar com cal. Però, també podria ser un error del timer ja que, en primera instància amb el codi del previ no feia el RJMP bé però que, durant les pràctiques vam corregir el codi i a les simulacions funciona perfectament.

Ara, però amb les noves simulacions podem veure que funciona correctament.