











SCPS221C - OCTOBER 2010 - REVISED DECEMBER 2014

TCA9406

TCA9406 2-Bit Bidirectional 1-MHz, I²C Bus and SMBus Voltage-Level Translator With 8-kV HBM ESD

Features

- 2-Bit Bidirectional Translator for SDA and SCL Lines in I²C Applications
- Provides Bidirectional Voltage Translation With No Direction Pin
- High-Impedance Output SCL_A, SDA_A, SCL_B, SDA_B Pins When OE = Low or $V_{CC} = 0 \text{ V}$
- Internal 10-kΩ Pullup Resistor on All SDA and SCL Pins
- 1.65 V to 3.6 V on A port and 2.3 V to 5.5 V on B port $(V_{CCA} \le V_{CCB})$
- V_{CC} Isolation Feature: If Either V_{CC} Input Is at GND, Both Ports Are in the High-Impedance State
- No Power-Supply Sequencing Required: Either V_{CCA} or V_{CCB} Can Be Ramped First
- Low I_{off} of 2 μA When Either V_{CCA} or V_{CCB} = 0 V
- OE Input Can Be Tied Directly to V_{CCA} Or Controlled By GPIO
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - A Port
 - 2500-V Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)
 - B Port
 - 8-kV Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)

2 Applications

- I²C/SMBus
- **UART**
- **GPIO**

3 Description

The TCA9406 is a 2-bit bidirectional I²C and SMBus voltage-level translator with an output enable (OE) input. It is operational from 1.65 V to 3.6 V on the Aside, referenced to $V_{CCA},\ and\ from\ 2.3\ V$ to 5.5 V on the B-side, referenced to $V_{CCB}.$ This allows the device to interface between lower and higher logic signal levels at any of the typical 1.8-V, 2.5-V, 3.3-V, and 5-V supply rails.

The OE input pin is referenced to V_{CCA}, can be tied directly to V_{CCA}, but it is also 5.5-V tolerant. The OE pin can also be controlled and set to a logic low to place all the SCL and SDA pins in a high-impedance state, which significantly reduces the quiescent current consumption.

Under normal I²C and SMBus operation or other open-drain configurations, the TCA9406 can support up to 2Mbps; therefore, it is compatible with standard I²C speeds where the frequency of SCL is 100 kHz (Standard-mode), 400 kHz (Fast-mode), or 1 MHz (Fast-mode Plus). The device can also be used as a general purpose level translator, and when the A- and B-side ports are both driven with push-pull devices the TCA9406 can support up to 24 Mbps.

The TCA9406 features internal 10-kΩ pullup resistors on SCL_A, SDA_A, SCL_B, and SDA_B. Additional external pullup resistors can be added to the bus to reduce the total pullup resistance and speed up rising edges.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SM8 (8)	2.95 mm × 2.80 mm
TCA9406	US8 (8)	2.30 mm × 2.00 mm
	DSBGA (8)	1.90 mm × 0.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Typical Application Block Diagram for TCA9406






Table of Contents

1	Features 1	7	Parameter Measurement Information	12
2	Applications 1	8	Detailed Description	13
3	Description 1		8.1 Overview	13
4	Revision History2		8.2 Functional Block Diagram	13
5	Pin Configuration and Functions		8.3 Feature Description	13
6	Specifications4		8.4 Device Functional Modes	15
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	16
	6.2 ESD Ratings		9.1 Application Information	
	6.3 Recommended Operating Conditions		9.2 Typical Application	
	6.4 Thermal Information	10	Power Supply Recommendations	
	6.5 Electrical Characteristics	11	Layout	
	6.6 Timing Requirements ($V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$) 7		11.1 Layout Guidelines	
	6.7 Timing Requirements ($V_{CCA} = 1.5 \text{ V} \pm 0.16 \text{ V}$)		11.2 Layout Example	
	6.8 Timing Requirements ($V_{CCA} = 2.3 \text{ V} \pm 0.2 \text{ V}$)	12	Device and Documentation Support	
	6.9 Switching Characteristics ($V_{CCA} = 0.8 \text{ V} \pm 0.15 \text{ V}$) 8		12.1 Trademarks	
	6.10 Switching Characteristics ($V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$) 9		12.2 Electrostatic Discharge Caution	
	6.11 Switching Characteristics ($V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$). 10		12.3 Glossary	
	6.12 Typical Characteristics	13	Mechanical, Packaging, and Orderable	
	one Typical Characteriolical	13	Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (June 2013) to Revision C

Page


Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Changes from Revision A (Febuary 2013) to Revision B


Page



5 Pin Configuration and Functions



8-PIN DSBGA (BOTTOM VIEW)



Pin Functions

	PIN			
NAME	DCT, DCU	YZP	TYPE	DESCRIPTION
SDA_B	1	A1	I/O	Input/output B. Referenced to V _{CCB} .
GND	2	B1	GND	Ground
VCCA	3	C1	Power	A-port supply voltage. 1.65 V ≤ V _{CCA} ≤ 3.6 V and V _{CCA} ≤ V _{CCB}
SDA_A	4	D1	I/O	Input/output A. Referenced to V _{CCA} .
SCL_A	5	D2	I/O	Input/output A. Referenced to V _{CCA} .
OE	6	C2	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA} .
VCCB	7	B2	Power	B-port supply voltage. 2.3 V ≤ V _{CCB} ≤ 5.5 V
SCL_B	8	A2	I/O	Input/output B. Referenced to V _{CCB} .



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
V_{CCA}	Supply voltage range		-0.5	4.6	V	
V_{CCB}	Supply voltage range		-0.5	6.5	٧	
\/	Input voltage range (2)	A port	-0.5	4.6	V	
VI	Input voltage range ⁽²⁾	B port	-0.5	6.5	V	
.,	Voltage range applied to any output	A port	-0.5	4.6	V	
Vo	in the high-impedance or power-off state (2)	B port	-0.5	6.5	V	
\ <u>'</u>	Voltage range applied to any output in the high or low state (2)(3)	A port	-0.5	V _{CCA} + 0.5	V	
Vo	voltage range applied to any output in the high of low state	B port	-0.5	$V_{CCB} + 0.5$	V	
I _{IK}	Input clamp current	V _I < 0		- 50	mA	
I _{OK}	Output clamp current	V _O < 0		- 50	mA	
Io	Continuous output current		±50	mA		
	Continuous current through V _{CCA} , V _{CCB} , or GND		±100	mA		
T _{stg}	Storage temperature	-65	150	°C		

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-	A-Port	±2500	
.,	Electrostatic	001 ⁽¹⁾	B-Port	±8000	\/
V _(ESD)	discharge	Charged-device model (CDM), per JEDEC specification J	ESD22-C101 ⁽²⁾	±1500	V
		Machine model (MM), A115-A		±250	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

⁽³⁾ The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.



6.3 Recommended Operating Conditions

 V_{CCI} is the supply voltage associated with the input port. V_{CCO} is the supply voltage associated with the output port.

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Supply voltage (1)			1.65	3.6	V
V_{CCB}	Supply voltage				2.3	5.5	V
		A-port I/Os	1.65 V to 1.95 V	2.3 V to 5.5 V	$V_{CCI} - 0.2$	V _{CCI}	
V	High-level	A-port I/Os	2.3 V to 3.6 V	2.3 V 10 5.5 V	$V_{CCI} - 0.4$	V_{CCI}	V
V _{IH} input voltage	input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	$V_{CCI} - 0.4$	V_{CCI}	V
		OE input	1.05 V 10 3.6 V	2.3 V 10 5.5 V	$V_{CCA} \times 0.65$	5.5	
		A-port I/Os			0	0.15	
$V_{IL}^{(2)}$	Low-level input voltage	B-port I/Os	1.65 V to 3.6 V	2.3 V to 5.5 V	0	0.15	V
	input voltage	OE input			0	V _{CCA} × 0.35	
		A-port I/Os, push-pull driving				10	
Δt/Δν	Input transition rise or fall rate	B-port I/Os, push-pull driving	1.65 V to 3.6 V	2.3 V to 5.5 V		10	ns/V
	nsc or fail rate	Control input				10	
T _A	Operating free-a	air temperature			-40	85	°C

6.4 Thermal Information

			TCA9406		
	THERMAL METRIC ⁽¹⁾	DCT	DCU	YZP	UNIT
		8 PINS	8 PINS	8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	182.6	199.1	105.8	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	113.3	72.4	1.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	94.9	77.8	10.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	39.4	6.2	3.1	
ΨЈВ	Junction-to-board characterization parameter	93.9	77.4	10.8	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

 V_{CCA} must be less than or equal to V_{CCB} (except during power-on transient time), and V_{CCA} must not exceed 3.6 V. The maximum V_{IL} value is provided to ensure that a valid V_{OL} is maintained. The V_{OL} value is V_{IL} plus the voltage drop across the passgate transistor.



6.5 Electrical Characteristics (1)(2)(3)

over recommended operating free-air temperature range (unless otherwise noted)

	DAMETED	TEST	V	V	T	λ = 25°	С	-40°C to 85	5°C	LINUT
PA	ARAMETER	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNIT
V _{OHA}		$\begin{split} I_{OH} &= -20~\mu\text{A}, \\ V_{IB} &\geq V_{CCB} - 0.4~\text{V} \end{split}$	1.65 V to 3.6 V	2.3 V to 5.5 V				V _{CCA} × 0.67		V
V _{OLA}		$I_{OL} = 1 \text{ mA},$ $V_{IB} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
V _{OHB}		$I_{OH} = -20 \mu A,$ $V_{IA} \ge V_{CCA} - 0.2 V$	1.65 V to 3.6 V	2.3 V to 5.5 V				V _{CCB} × 0.67		V
V _{OLB}		$I_{OL} = 1 \text{ mA},$ $V_{IA} \le 0.15 \text{ V}$	1.65 V to 3.6 V	2.3 V to 5.5 V					0.4	V
I	OE		1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μΑ
	A port		0 V	0 V to 5.5 V			±1		±2	μΑ
I _{off}	B port		0 to 3.6 V	0 V			±1		±2	μA
l _{OZ}	A or B port		1.65 V to 3.6 V	2.3 V to 5.5 V			±1		±2	μA
		$V_1 = V_0 = \text{open},$ $I_0 = 0$	1.65 V to V _{CCB}	2.3 V to 5.5 V					2.4	
I_{CCA}			3.6 V	0 V					2.2	μΑ
		10 – 0	0 V	5.5 V					-1	
			1.65 V to V _{CCB}	2.3 V to 5.5 V					12	
I_{CCB}		$V_I = V_O = open,$ $I_O = 0$	3.6 V	0 V					-1	μΑ
		.0 0	0 V	5.5 V					1	
I _{CCA} +	- I _{CCB}	$V_I = V_{CCI}$ or GND, $I_O = 0$	1.65 V to V _{CCB}	2.3 V to 5.5 V					14.4	μΑ
Cı	OE		3.3 V	3.3 V		2.5			3.5	pF
	A or B port		3.3 V	3.3 V		10				
C_{io}	A port					5		6	6 pF	
	B port					6		7.5		

Submit Documentation Feedback

Copyright © 2010–2014, Texas Instruments Incorporated

 $[\]begin{array}{ll} \hbox{(1)} & V_{CCI} \text{ is the V_{CC} associated with the input port.} \\ \hbox{(2)} & V_{CCO} \text{ is the V_{CC} associated with the output port.} \\ \hbox{(3)} & V_{CCA} \text{ must be less than or equal to V_{CCB}, and V_{CCA} must not exceed 3.6 V.} \\ \end{array}$



6.6 Timing Requirements ($V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT	
				MIN	MAX	MIN	MAX	MIN	MAX	
	Push-pull driving				21		22		24	Missa
	Data rate	Open-drain driving			2		2		2	Mbps
	, Pulse	Push-pull driving	Data innuta	47		45		41		20
ι _W	duration	Open-drain driving	Data inputs	500		500		500		ns

6.7 Timing Requirements ($V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT		
				MIN	MAX	MIN	MAX	MIN	MAX		
Data vata		Push-pull driving			20		22		24	Mhaa	
	Data rate	Open-drain driving			2		2		2	Mbps	
	Pulse	Push-pull driving	Data innuta	50		45		41		20	
ι _w	duration	Open-drain driving	Data inputs	500		500		500		ns	

6.8 Timing Requirements ($V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

				V _{CC} = 3.3 V ± 0.3 V		V _{CC} = 5 V ± 0.5 V		UNIT
					MAX	MIN	MAX	
	Data sata	Push-pull driving			23		24	Missa
	Data rate	Open-drain driving			2		2	Mbps
	t., Pulse duration	Push-pull driving	Data inputa	43		41		20
ı _w	ruise duration	Open-drain driving	Data inputs	500		500		ns



6.9 Switching Characteristics ($V_{CCA} = 1.8 \text{ V} \pm 0.15 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO	TEST CONDITIONS	V _{CCB} = ± 0.2		V _{CCB} = ± 0.3	3.3 V 3 V	V _{CCB} = ± 0.5	= 5 V 5 V	UNIT
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		5.3		5.4		6.8	
t _{PHL}	^		Open-drain driving	2.3	8.8	2.4	9.6	2.6	10	
	Α	В	Push-pull driving		6.8		7.1		7.5	ns
t _{PLH}			Open-drain driving	45	260	36	208	27	198	
			Push-pull driving		4.4		4.5		4.7	
t _{PHL}	В	^	Open-drain driving	1.9	5.3	1.1	4.4	1.2	4	
	Б	A	Push-pull driving		5.3		4.5		0.5	ns
^Į РLН	t _{PLH}		Open-drain driving	45	175	36	140	27	102	
t _{en}	OE	A or B			200		200		200	ns
t _{dis}	OE	A or B			50		40		35	ns
	A 20 ant 10	ioo timo	Push-pull driving	3.2	9.5	2.3	9.3	2	7.6	ns
t _{rA}	А-роп п	rise time	Open-drain driving	38	165	30	132	22	95	
	D = ===	in a 4ina a	Push-pull driving	4	10.8	2.7	9.1	2.7	7.6	
t _{rB}	Б-роп п	ise time	Open-drain driving	34	145	23	106	10	58	ns
	A north	fall time	Push-pull driving	2	5.9	1.9	6	1.7	13.3	
t _{fA}	A-port	fall time	Open-drain driving	4.4	6.9	4.3	6.4	4.2	6.1	20
	Donasti	fall time a	Push-pull driving	2.9	13.8	2.8	16.2	2.8	16.2	ns
ЧВ	t _{fB} B-port fall time		Open-drain driving	6.9	13.8	7.5	16.2	7	16.2	
t _{SK(O)}	Channel-to-c	channel skew			0.7		0.7		0.7	ns
May data rata			Push-pull driving	21		22		24		Mhna
Max data rate			Open-drain driving	2		2		2		Mbps



6.10 Switching Characteristics ($V_{CCA} = 2.5 \text{ V} \pm 0.2 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS $ \begin{array}{c cccc} V_{CCB} = 2.5 \text{ V} & V_{CCB} = 3.3 \text{ V} & V_{CCB} = \\ \pm 0.2 \text{ V} & \pm 0.3 \text{ V} & \pm 0.5 \end{array} $				= 5 V 5 V	UNIT		
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX	MIN	MAX	
			Push-pull driving		3.2		3.7		3.8	
t _{PHL}	^	Б	Open-drain driving	1.7	6.3	2	6	2.1	5.8	
	Α	В	Push-pull driving		3.5		4.1		4.4	ns
t _{PLH}			Open-drain driving	43	250	36	206	27	190	
			Push-pull driving		3		3.6		4.3	
t _{PHL}	В	Δ.	Open-drain driving	1.8	4.7	2.6	4.2	1.2	MAX 3.8 5.8 4.4 190 4.3 4 1 103 200 35 5.6 89 6.1 64 5.3 5.8 6.6 10.4 0.7	20
	Ь	A	Push-pull driving		2.5		1.6		1	ns
t _{PLH}			Open-drain driving	44	170	37	140	27	103	
t _{en}	OE	A or B			200		200		200	ns
t _{dis}	OE	A or B			50		40		35	ns
	A 20 cmt m	ioo timo	Push-pull driving	2.8	7.4	2.6	6.6	1.8	5.6	
t _{rA}	А-роп п	rise time	Open-drain driving	34	149	28	121	24	89	ns
	D = ====	in a time a	Push-pull driving	3.2	8.3	2.9	7.2	2.4	6.1	
t _{rB}	Б-роп п	ise time	Open-drain driving	35	151	24	112	12	64	ns
	A norti	fall time	Push-pull driving	1.9	5.7	1.9	5.5	1.8	5.3	
t _{fA}	A-port	fall time	Open-drain driving	4.4	6.9	4.3	6.2	4.2	5.8	ns
	Doom	fall time	Push-pull driving	2.2	7.8	2.4	6.7	2.6	6.6	20
t _{fB}	в-роп	fall time	Open-drain driving	5.1	8.8	5.4	9.4	5.4	10.4	ns
t _{SK(O)}	Channel-to-c	channel skew			0.7		0.7		0.7	ns
May data rata			Push-pull driving	20		22		24		Mhna
Max data rate			Open-drain driving	2		2		2		Mbps



6.11 Switching Characteristics ($V_{CCA} = 3.3 \text{ V} \pm 0.3 \text{ V}$)

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM	TO	TEST CONDITIONS	V _{CCB} = ± 0.5	= 5 V 5 V	UNIT						
	(INPUT)	(OUTPUT)		MIN	MAX	MIN	MAX					
			Push-pull driving		2.4		3.1					
t _{PHL}	^	Б	Open-drain driving	1.3	4.2	1.4	4.6					
	Α	В	Push-pull driving		4.2		4.4	ns				
t _{PLH}			Open-drain driving	36	204	28	165					
			Push-pull driving		2.5		3.3					
t _{PHL}	В	^	Open-drain driving	1	124	1	97					
	В	Α	Push-pull driving		2.5		2.6	ns				
t _{PLH}							Open-drain driving	3	139	3	105	
t _{en}	OE	A or B			200		200	ns				
t _{dis}	OE	A or B			40		35	ns				
	A 20 cmt m	ioo timo	Push-pull driving	2.3	5.6	1.9 4.8						
t _{rA}	А-роп п	rise time	Open-drain driving	25	116	19	85	ns				
4	Doort	iaa tima	Push-pull driving	2.5	2.5 6.4 2.1	7.4						
t _{rB}	Б-роп п	ise time	Open-drain driving	26	116	14	72	ns				
	A north	fall time	Push-pull driving	2	2 5.4 1.9 4.3 6.1 4.2		5	ns				
t _{fA}	A-port	iaii time	Open-drain driving	4.3			5.7					
	Donasti	f=11 4:	Push-pull driving	2.3	7.4	2.4	7.6					
t _{fB}	в-роп	fall time	Open-drain driving	5	7.6	4.8	8.3	ns				
t _{SK(O)}	Channel-to-c	channel skew			0.7		0.7	ns				
			Push-pull driving	23		24		Mha				
Max data rate			Open-drain driving	2		2		Mbps				



6.12 Typical Characteristics






Figure 3. Low-Level Output Voltage ($V_{OL(Bx)}$) vs Low-Level Current ($I_{OL(Bx)}$)




7 Parameter Measurement Information




DATA RATE, PULSE DURATION, PROPAGATION DELAY,
OUTPUT RISE AND FALL TIME MEASUREMENT USING
A PUSH-PULL DRIVER



DATA RATE, PULSE DURATION, PROPAGATION DELAY,
OUTPUT RISE AND FALL TIME MEASUREMENT USING
AN OPEN-DRAIN DRIVER





- A. C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_0 = 50 \Omega$, $dv/dt \geq$ 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis}.
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. V_{CCI} is the V_{CC} associated with the input port.
- I. V_{CCO} is the V_{CC} associated with the output port.
- J. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms

Product Folder Links: TCA9406

rigure 4. Load Circuit and Voltage Waveloring




8 Detailed Description

8.1 Overview

The TCA9406 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A port is able to accept I/O voltages ranging from 1.65 V to 3.6 V, while the B port can accept I/O voltages from 2.3 V to 5.5 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate. 10-k Ω pullup resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. While this device is designed for open-drain applications which makes it ideal for I²C and SMBus applications, the device can also translate push-pull CMOS logic outputs.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Architecture

The TCA9406 architecture (see Figure 5) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.




Figure 5. Architecture of a TCA9406 Cell



Feature Description (continued)

These two bidirectional channels independently determine the direction of data flow without a direction-control signal. Each I/O pin is automatically reconfigured as either an input or an output, which is how this auto-direction feature is realized.

The TCA9406 is part of TI's "Switch" type voltage translator family and employs two key circuits to enable this voltage translation:

- 1) An N-channel pass-gate transistor topology that ties the A-port to the B-port and
- 2) Output one-shot (O.S.) edge-rate accelerator circuitry to detect and accelerate rising edges on the A or B ports

For bidirectional voltage translation, pullup resistors are included on the device for dc current sourcing capability. The V_{GATE} gate bias of the N-channel pass transistor is set at approximately one threshold voltage (V_T) above the V_{CC} level of the low-voltage side. Data can flow in either direction without guidance from a control signal.

The O.S. rising-edge rate accelerator circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the O.S. circuits turn on the PMOS transistors (T1, T2) to increase the current drive capability of the driver for approximately 30 ns or 95% of the input edge, whichever occurs first. This edge-rate acceleration provides high ac drive by bypassing the internal $10\text{-k}\Omega$ pullup resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 50 Ω to 70 Ω during this acceleration phase. To minimize dynamic I_{CC} and the possibility of signal contention, the user should wait for the O.S. circuit to turn off before applying a signal in the opposite direction. The worst-case duration is equal to the minimum pulse-width number provided in the *Timing Requirements* section of this data sheet.

8.3.2 Input Driver Requirements

The continuous dc-current "sinking" capability is determined by the external system-level open-drain (or push-pull) drivers that are interfaced to the TCA9406 I/O pins. Since the high bandwidth of these bidirectional I/O circuits is used to facilitate this fast change from an input to an output and an output to an input, they have a modest dc-current "sourcing" capability of hundreds of micro-Amps, as determined by the internal $10-k\Omega$ pullup resistors.

The fall time (t_{fA} , t_{fB}) of a signal depends on the edge-rate and output impedance of the external device driving TCA9406 data I/Os, as well as the capacitive loading on the data lines.

Similarly, the t_{PHL} and max data rates also depend on the output impedance of the external driver. The values for t_{fA} , t_{fB} , t_{PHL} , and maximum data rates in the data sheet assume that the output impedance of the external driver is less than 50 Ω .

8.3.3 Output Load Considerations

TI recommends careful PCB layout practices with short PCB trace lengths to avoid excessive capacitive loading and to ensure that proper O.S. triggering takes place. PCB signal trace-lengths should be kept short enough such that the round trip delay of any reflection is less than the one-shot duration. This improves signal integrity by ensuring that any reflection sees a low impedance at the driver. The O.S. circuits have been designed to stay on for approximately 30 ns. The maximum capacitance of the lumped load that can be driven also depends directly on the one-shot duration. With very heavy capacitive loads, the one-shot can time-out before the signal is driven fully to the positive rail. The O.S. duration has been set to best optimize trade-offs between dynamic ICC, load driving capability, and maximum bit-rate considerations. Both PCB trace length and connectors add to the capacitance that the TCA9406 output sees, so it is recommended that this lumped-load capacitance be considered to avoid O.S. re-triggering, bus contention, output signal oscillations, or other adverse system-level affects.

8.3.4 Enable and Disable

The TCA9406 has an OE input that is used to disable the device by setting OE low, which places all I/Os in the Hi-Z state. The disable time (t_{dis}) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



Feature Description (continued)

8.3.5 Pullup or Pulldown Resistors on I/O Lines

Each A-port I/O has an internal 10-k Ω pullup resistor to V_{CCA} , and each B-port I/O has an internal 10-k Ω pullup resistor to V_{CCB} . If a smaller value of pullup resistor is required, an external resistor must be added from the I/O to V_{CCA} or V_{CCB} (in parallel with the internal 10-k Ω resistors). Adding lower value pullup resistors will effect V_{OL} levels, however. The internal pullups of the TCA9406 are disabled when the OE pin is low.

8.4 Device Functional Modes

The TCA9406 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which places all I/Os in a high impedance state. Setting the OE input high will enable the device.



9 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TCA9406 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. Its primary target application use is for interfacing with open-drain drivers on the data I/Os such as I²C or SMBus, where the data is bidirectional and no control signal is available.

9.2 Typical Application



Design Notes:

OE can be tied directly to 1.8V (V_{CCA}) to always be in ENABLE mode.

Figure 6. Typical Application Circuit

9.2.1 Design Requirements

For this design example, use the parameters listed in Table 1. And make sure the V_{CCA} ≤V_{CCB}.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	1.65 to 3.6 V
Output voltage range	2.3 to 5.5 V

9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
 - Use the supply voltage of the device that is driving the TCA9406 device to determine the input voltage range. For a valid logic high the value must exceed the V_{IH} of the input port. For a valid logic low the value must be less than the V_{IL} of the input port.
- Output voltage range
 - Use the supply voltage of the device that the TCA9406 device is driving to determine the output voltage range.



- The TCA9406 device has 10-k Ω internal pullup resistors. External pullup resistors can be added to reduce the total RC of a signal trace if necessary.
- \bullet An external pull down resistor decreases the output V_{OH} and V_{OL} . Use the following equation to calculate the V_{OH} as a result of an external pull down resistor.

$$V_{OH} = V_{CCx} \times R_{PD} / (R_{PD} + 10 \text{ k}\Omega)$$

Where:

- \bullet V_{CCx} is the supply voltage on either V_{CCA} or V_{CCB}
- R_{PD} is the value of the external pull down resistor

9.2.3 Application Curve




Figure 7. Level-Translation of a 2.5-MHz Signal



10 Power Supply Recommendations

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. The sequencing of each power supply will not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that it is supplied by V_{CCA} and when the (OE) input is low, all outputs are placed in the high-impedance state. To ensure the high-impedance state of the outputs during power up or power down, the OE input pin must be tied to GND through a pulldown resistor and must not be enabled until V_{CCA} and V_{CCB} are fully ramped and stable. The minimum value of the pulldown resistor to ground is determined by the current-sourcing capability of the driver.

11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- Bypass capacitors should be used on power supplies and should be placed as close as possible to the V_{CCA} , V_{CCB} pin, and G_{ND} pin.
- Short trace lengths should be used to avoid excessive loading.
- PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

11.2 Layout Example




Figure 8. TCA9406 Layout Example



12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGE OPTION ADDENDUM

17-Aug-2015

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TCA9406DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	NF9 Z	Samples
TCA9406DCUR	ACTIVE	VSSOP	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(F9 ~ NF9R) NZ	Samples
TCA9406YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7W	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

17-Aug-2015

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 19-Aug-2015

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All difficultions are norminal	ar amonorous are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant	
TCA9406DCTR	SM8	DCT	8	3000	180.0	13.0	3.35	4.5	1.55	4.0	12.0	Q3	
TCA9406DCUR	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3	
TCA9406YZPR	DSBGA	YZP	8	3000	180.0	8.4	1.11	2.1	0.56	4.0	8.0	Q1	

www.ti.com 19-Aug-2015



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)
TCA9406DCTR	SM8	DCT	8	3000	182.0	182.0	20.0
TCA9406DCUR	VSSOP	DCU	8	3000	202.0	201.0	28.0
TCA9406YZPR	DSBGA	YZP	8	3000	182.0	182.0	20.0

DCT (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

DCT (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- : A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive **Amplifiers** amplifier.ti.com Communications and Telecom www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps DSP dsp.ti.com **Energy and Lighting** www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical Logic Security www.ti.com/security logic.ti.com

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity www.ti.com/wirelessconnectivity