CUDA C PROGRAMMING QUICK REFERENCE¹

Function Qualifiers		CUDA Device Management	
global	called from host, executed on device	Init device (context)	cudaSetDevice(devID)
device	called from device, executed on device	Reset current device	cudaDeviceReset()
	(always inline when Compute Capability is 1.x)	CUDA Runtime API Error Har	ndling
host	called from host, executed on host	CUDA Runtime API error as String	cudaGetErrorString(cudaError_t err)
hostdevice	generates code for host and device	Last CUDA error produced by any	cudaGetLastError()
noinline	if possible, do not inline	of the runtime calls	
forceinline	force compiler to inline	OpenGL Interoperability	
Variable Qualifiers (Dev	vice)	Init device	cudaGLSetGLDevice(devID)
device	variable on device (Global Memory)	(within OpenGL context)	(mutually exclusive to cudaSetDevice())
constant	variable in Constant Memory	Register buffer object	cudaGraphicsGLRegisterBuffer(&res, id, flags)
shared	variable in Shared Memory	(must not be bound by OpenGL)	Res: cudaGraphicsResource pointer
restrict	restricted pointers, assert to the compiler that pointers are		id: OpenGL Buffer Id
	not aliased (cf. aliased pointer)		flags: register flags (read/write access)
– No Qualifier –	automatic variable, resides in Register or in Local Memory	Register texture or render buffer	cudaGraphicsGLRegisterImage(&res, id, target, flags)
	in some cases (local arrays, register spilling)	Graphics Interoperability	
Built-in Variables (Dev		Unregister graphics resource	cudaGraphicsUnregisterResource(res)
dim3 gridDim	dimensions of the current grid $(gridDim.x,)$	Map graphics resources for access by	cudaGraphicsMapResources(count, &res[, stream])
	(composed of independent blocks)	CUDA	
dim3 blockDim	dimensions of the current block (composed of threads)	Get device pointer (access a mapped	cudaGraphicsResourceGetMappedPointer(&dptr, size, res)
	(total number of threads should be a multiple of warp size)	graphics resource)	
uint3 blockldx	block location in the grid (blockldx.x, \dots)	(OpenGL: buffer object)	
uint3 threadIdx	thread location in the block (threadIdx.x, \dots)	Get CUDA array of a mapped	cudaGraphicsSubResourceGetMappedArray(&a, res, i, lvl)
int warpSize	warp size in threads (instructions are issued per warp)	graphics resource	
Shared Memory		(OpenGL: texture or renderbuffer)	
Static allocation	_shared_ int a[128]	,	auda Cranhiad Inman Dagauraga (agunt 9 ragi atragmi)
Dynamic allocation	extern _shared_ float b[]	Unmap graphics resource CUDA Texture	cudaGraphicsUnmapResources(count, &res[, stream])
(at kernel launch)			we have eached an ohim with toutum intermedation
Host / Device Memory		1extures are read-only global memor	ry, but cached on-chip, with texture interpolation
Allocate pinned / page-	cudaMallocHost(&dptr, size)	Declare texture (at file scope)	texture < DataType, TexType, Mode > texRef
locked Memory on host	(for higher bandwidth, may degrade system performance)	Create channel descriptor	cudaCreateChannelDesc <datatype>()</datatype>
Allocate Device Memory	cudaMalloc(&devptr, size)	Bind memory to texture	<pre>cudaBindTexture(offset, texref, dptr, channelDesc, size)</pre>
Free Device Memory	cudaFree(devptr)	Unbind texture	cudaUnbindTexture(texRef)
Transfer Memory	cudaMemcpy(dst, src, size, cudaMemcpyKind kind)	Fetch Texel (texture pixel)	tex1D(texRef, x)
	$kind = \{cudaMemcpyHostToDevice, \dots\}$		tex2D(texRef, x, y)
Nonblocking Transfer	<pre>cudaMemcpyAsync(dst, src, size, kind[, stream])</pre>		tex3D(texRef, x, y, z)
	(host memory must be page-locked)		tex1DLayered(texRef, x, layer)
Copy to constant or global	<pre>cudaMemcpyToSymbol(symbol, src, size[, offset[, kind]])</pre>		tex2DLayered(texRef, x, y, layer)
memory	kind = cuda Memcpy [Host To Device Device To Device]	CUDA Streams (Concurrency N	<u> </u>
Synchronizing		Stream = instruction sequence. Stre	ams may execute their commands out of order.
Synchronizing one Block	syncthreads() (device call)	Create CUDA Stream	cudaStreamCreate(cudaStream_t &stream)
Synchronizing all Blocks	cudaDeviceSynchronize() (host call, CUDA Runtime API)	Destroy CUDA Stream	cudaStreamDestroy(stream)
Kernel		Synchronize Stream	cudaStreamSynchronize(stream)
Kernel Launch	kernel < < dim3 blocks dim3 threads[1>>>(arguments)	1 . 10	

¹Incomplete Reference for CUDA Runtime API. July 5, 2012. Contact: wmatthias@t-online.de. Cf. Complete Reference: "NVIDIA CUDA C Programming Guide", Version 4.0

Stream completed?

cudaStreamQuery(stream)

kernel << < dim3 blocks, dim3 threads[, ...] >>> (arguments)

Kernel Launch

Technical Specifications

Compute Capability	1.0 1.1	1.2 1.3	2.x	3.0	
Max. dimensionality of grid	2			3	
Max. dimensionality of block	3				
Max. x-,y- or z-dimension of a grid	$2^{16} - 1$			$2^{32}-1$	
Max. x- or y-dimension of a block	5	12	1024		
Max. z-dimension of a block	64				
Max. threads per block	5	12		1024	
Warp Size			32		
Max. resident blocks per SM		8		16	
Max. resident warps per SM	24	32	48	64	
Max. resident threads per SM	768	1024	1536	2048	
Number of 32-bit registers per SM	8K	16K	32K	64K	
Max. registers per thread	10 (+1)	16 (+1)		63 (+1)	
Max. shared memory per SM (≥2.0: configurable L1 Cache)	16 KB		48KB or 16KB		
Number of shared memory banks	16			32	
Constant memory size	64 KB				
Local memory per thread	16	16 KB		512 KB	
Cache working set per SM for constant	8 KB				
Cache working set per SM for texture	device dependent, 6-8 KB			-8 KB	
Max. instructions per kernel	2 million		512 million		
Max. width for 1D texture (CUDA array)	8192 65536		65536		
Max. width 1D texture (linear memory)	2 ²⁷				
Max. width×layers 1D texture	8192×512		16384×2048		
Max. width×height for 2D texture	65536×32768		65536×65535		
Max. width×height×layers for 2D texture			16384	$16384 \times 16384 \times 2048$	
Max. width \times height \times depth 3D texture	2048^{3}		4096^{3}		
Max. textures bound to kernel	128		256		
Max. width for 1D surface	N/A		65536		
Max. width×height for 2D surface		N/A		536×32768	
Max. surfaces bound to kernel	N/A		8	16	

Architecture Specifications

Compute Capability		1.1	1.2	1.3	2.0	2.1	3.0
Number of cores (with FPU and ALU)	8		32	48	192		
Number of special function units	2		4	8	32		
Number of texture units	2		4	8	32		
Number of warp schedulers			1		2	2	4
Number of instructions issued at once by scheduler		1			1	2	2

¹Sources: http://en.wikipedia.org/wiki/CUDA and Nvidia

Supported GPUs

CC	GPUs	Information		
1.0	G80, G92, G92b, G94, G94b	"Unified Shader Architecture"		
		Supporting GPU programming with C.		
1.1	G86, G84, G98, G96, G96b,	- 32-bit Integer atomic functions for global memory,		
	G94, G94b, G92, G92b			
1.2	GT218, GT216, GT215	"Tesla" - Warp vote functions,		
1.3	GT200, GT200b	- Double-Precision,		
2.0	GF100, GF110	"Fermi" - ECC, Better Caches (L1 and L2),		
		GigaThread-Engine, better atomics, dual warp, uni-		
		fied address space,		
2.1	GF104, GF114, GF116,			
	GF108, GF106			
3.0	GK104, GK106, GK107	"Kepler" - Polymorph Engine 2.0, GPU Boost,		
		TXAA, SMX (next-generation SM)		
3.5	GK110 (GPGPU)	- Dynamic Parallelism, Hyper-Q, Grid Management		
		Unit		

CUDA Memory

Memory	Location	Cached	Access	Scope	Lifetime
Register	On-chip	N/A	R/W	Thread	Thread
Local	Off-chip	No*	R/W	Thread	Thread
Shared	On-chip	N/A	R/W	Block	Block
Global	Off-chip	No*	R/W	Global	Application
Constant	Off-chip	Yes	R	Global	Application
Texture	Off-chip	Yes	R	Global	Application
Surface	Off-chip	Yes	R/W	Global	Application

^{*)} Devices with compute capability ≥ 2.0 use L1 and L2 Caches.

Occupancy

 $= \frac{\text{\#active warps per SM}}{\text{\#possible warps per SM}} \ (\nearrow \text{ExcelSheet "Occupancy Calculator"})$

Higher occupancy \neq better performance (it's just more likely to hide latencies) Potential occupancy limiters: Register usage, Shared Memory usage, Block size Helpful nvcc compiler flag: --ptxas-options=-v(show memory usage of kernel)