

AMD



AMD RYZEN™ CPU OPTIMIZATION

Presented by Ken Mitchell & Elliot Kim

AMD RYZEN™ CPU OPTIMIZATION



ABSTRACT

- Join AMD ISV Game Engineering team members for an introduction to the AMD Ryzen™ CPU followed by advanced optimization topics. Learn about the "Zen" microarchitecture, power management, and CodeXL profiler. Gain insight into code optimization opportunities using hardware performance-monitoring counters. Examples may include assembly and C/C++.
 - Ken Mitchell is a Senior Member of Technical Staff in the Radeon Technologies Group/AMD ISV Game Engineering team where he focuses on helping game developers utilize AMD CPU cores efficiently. Previously, he was tasked with automating & analyzing PC applications for performance projections of future AMD products. He studied computer science at the University of Texas at Austin.
 - Elliot Kim is a Senior Member of Technical Staff in the Radeon Technologies Group/AMD ISV Game Engineering team where he focuses on helping game developers utilize AMD CPU cores efficiently. Previously, he worked as a game developer at Interactive Magic and has since gained extensive experience in 3D technology and simulations programming. He holds a BS in Electrical Engineering from Northeastern University in Boston.



- **Introduction**
 - -Microarchitecture
 - Power Management
 - -Profiler
- Optimization
 - -Compiler
 - -Concurrency
 - Shader Compiler
 - -Prefetch
 - -Data Cache






Microarchitecture

"Zen"



AN UNPRECEDENTED IPC IMPROVEMENT



Updated Feb 28, 2017: Generatinal IPCuplift for the "Zen" architecture vs. "Piledriver" architecture is +52% with an estimated SPECint base2006 score compiled with GCC 4.6 -O2 at a fixed 3.4GHz. Generational IPC uplift for the "Zen" architecture vs. "Excavator" architecture is +64% as measured with Cinebench R15 1T, and also +64% with an estimated SPECint base2006 score compiled with GCC 4.6 –O2, at a fixed 3.4GHz. System configs: AMD reference motherboard(s), AMD Radeon™ R9 290X GPU, 8GB DDR4-2667 ("Zen")/8GB DDR3-2133 ("Excavator")/8GB DDR3-1866 ("Piledriver"), Ubuntu Linux 16.x (SPECint base2006 estimate) and Windows® 10 x64 RS1 (Cinebench R15). SPECint base2006 estimates: "Zen" vs. "Piledriver" (31.5 vs. 20.7 | +52%), "Zen" vs. "Excavator" (31.5 vs. 19.2 | +64%). Cinebench R15 1t scores: "Zen" vs. "Piledriver" (139 vs. 79 both at 3.4G | +76%), "Zen" vs. "Excavator" (160 vs. 97.5 both at 4.0G | +64%). GD-108



SIXTEEN LOGICAL PROCESSORS

■ Relationship Masks:

Processor	F	Е	D	С	В	Α	9	8	7	6	5	4	3	2	1	0
Core/L1I/L1D/L2U	C0	00	30	00	CO	00	30	00	С	0	30		С		3	
L3U				FF	00				FF							
Package/NumaNode		FFFF														

▶Use Case Benefits:

- ▶ High Gaming FPS
 - ▶ Consoles have 8 physical cores without SMT Ryzen™ 7 gives you 8 physical cores with SMT!
- ▶ Fast Digital Content Creation
- ▶ Fast Compile Times



COMPETITIVE FREQUENCIES FOR HIGH END DESKTOP WITH SIXTEEN LOGICAL PROCESSORS

ACPI XPSS	MHz
Pstate0	3600
Pstate1	3200
Pstate2	2200

Precision Boost State	MHz	Description
Fmax Extended Frequency Range (XFR)	4100	The max frequency the part can run at when 6+ physical cores are in CC6 idle. Subject to core-to-core variance, part-to-part variance, and temperature.
C-state Boost	4000	The expected average frequency of a typical, 1 threaded application.
AllCoresEdcFmax	3700	The max frequency the part can run at with all cores active.
Base	3600	The expected average frequency of a typical, fully threaded application.

- High precision tuning with 25MHz increments
- ▲ Actual frequency is limited by TDP, current, and temperature
- AMD Ryzen[™] 7 1800X shown




CACHE IMPROVEMENTS

Caches:

					Line	
Level	Count	Capacity	Sets	Ways	Size	Latency
uop	8	2 K uops	32	8	8 uops	NA
L1I	8	64 KB	256	4	64 B	4 clocks
L1D	8	32 KB	64	8	64 B	4 clocks
L2	8	512 KB	1024	8	64 B	17 clocks
L3U	2	8 MB	8192	16	64 B	40 clocks



CACHE IMPROVEMENTS





INSTRUCTION SET EVOLUTION

YEAR	FAMILY	PRODUCT FAMILY	ARCHITECTURE	EXAMPLE MODEL		フ												<u>م</u>				
2017	17h	"Summit Ridge"	"Zen"	Ryzen 7 1800X	1	1 1	. 1	1 1	1	1 1	1 1	1 1	1	1 1	1 1	1 1	. 1	1 1	. 1 :	1 1	1 0	0 0
2015	15h	"Carrizo"/"Bristol Ridge"	"Excavator"	A12-9800	0	0 0	0	0 0	0 (0 1	1 1	1 1	1	1 1	1 1	1 1	. 1	1 1	1 1	1 1	0 1	1 1
2014	15h	"Kaveri"/"Godavari"	"Steamroller"	A10-7890K	0	0 0	0	0 0	0 (0 0	0 0	0 0	1	1 1	1 1	1 1	. 1	1 1	1 1	1 1	0 1	1 1
2012	15h	"Vishera"	"Piledriver"	FX-8370	0	0 0	0	0 0	0 (0 0	0 0	0 (0 (0 1	1 1	1 1	. 1	1 1	. 1 :	1 1	0 1	1 1
2011	15h	"Zambezi"	"Bulldozer"	FX-8150	0	0 0	0	0 0	0 (0 0	0 0	0 (0 (0 0	0 0	1 1	. 1	1 1	. 1 :	l 1	0 1	0 1
2013	16h	"Kabini"	"Jaguar"	A6-1450	0	0 0	0	0 0	0 (0 0	0 1	0 0	0 (1 1	0 1	1 1	. 1	1 1	1 1	1 1	0 0	0 0
2011	14h	"Ontario"	"Bobcat"	E-450	0	0 0	0	0 0	0 (0 0	0 0	0 0	0 (0 0	0 0	0 0	0	0 0	0 (1	0 0	0 0
2011	12h	"Llano"	"Husky"	A8-3870	0	0 0	0	0 0	0 (0 0	0 0	0 0	0 (0 0	0 0	0 0	0	0 0	0 (0 (0 0	0 0
2009	10h	"Greyhound"	"Greyhound"	Phenom II X4 955	0	0 0	0	0 0	0 (0 0	0 0	0 (0 (0 0	0 0	0 0	0	0 0	0 (0 (0 0	0 0


- + ADX multi precision support
- + CLFLUSHOPT Flush Cache Line Optimized SFENCE order
- + RDSEED Pseudorandom number generation Seed
- + SHA Secure Hash Algorithm (SHA-1, SHA-256)
- + SMAP Supervisor Mode Access Prevention
- + XGETBV Get extended control register
- + XSAVEC, XSAVES Compact and Supervisor Save/Restore

+ CLZero Zero Cache Line

- FMA4
- TBM
- XOP



DATA FLOW




- IO Hub has 24 lanes of PCIe® 3.0 (pending PCIe certification)
 - x16 GPU
 - x4 AMD Chipset
 - x4 Storage

- Example clocks:
 - CClk 3.6 GHz
 - MemClk 1.3 GHz (DDR4-2667)
 - LClk 600 MHz

AMD


SMT OVERVIEW



- All structures available in 1T mode
- Front End Queues are round robin with priority overrides
- high throughput from SMT
- +41% performance in Cinebench R15 nT with SMT enabled*
 - * Based on pre-release Ryzen 7 8C16T running at fixed 3.6GHz. nT Score SMT Off: 1150. nT Score SMT On: 1617. Gain: 40.6%. Test system: AMD Internal Reference motherboard, Radeon™ R9 290X GPU, Windows® 10 x64, Radeon Software 16.12, 8GB DDR4-2667.
- Competitively shared structures
- Competitively shared and SMT Tagged
- Competitively shared with Algorithmic Priority
- Statically Partitioned



PERFORMANCE MONITORING COUNTER DOMAINS





Power Management

POWER MANAGEMENT

AMD

NORMAL OPERATION

- The default power management settings are recommended for normal operation to help achieve maximum active performance and lowest idle power.
 - High Performance Power Scheme
 - Maximum processor performance
 - All logical processors are in PstateO only
 - Core Parking Disabled
 - OS scheduler may use any processor & prefers physical cores
 - Balanced Power Scheme
 - Utilization determines processor performance
 - All logical processors may change Pstates
 - Core Parking Enabled
 - OS scheduler eligible processor range limited by utilization

- Windows® 10 tickless idle improves boost performance
- Profiling tools using small sampling intervals can increase activity which may reduce effective boost frequency.
 - Precision Boost latency
 - ~1 ms to change frequency
 - Windows 10 Timeout Intervals
 - Platform Timer Resolution 15.6ms default, 1ms games
 - PerfIncTime & PerfDecTime 1*30ms
 - CPIncreaseTime (to unpark) 3*30ms
 - CPDecreaseTime (to park) 10*30ms
 - Software Profiler Sampling Intervals
 - Microsoft xperf 1ms
 - CodeXL Power Profiler GUI & CLI 10ms

- Disabling power management can reduce variation during AB testing.
- BIOS Settings
 - -"Zen" Common Options
 - Custom Core Pstates
 - Disable all except Pstate0
 - Set a reasonable frequency & voltage such as P0 custom default
 - Note SMU may still reduce frequency if application exceeds power, current, thermal limits
 - Core Performance Boost = Disable
 - –Global C-state Control = Disable
- ✓ Use High Performance power scheme





- https://github.com/GPUOpen-Tools/CodeXL
- CodeXL v2.3 Features
 - CPU Custom
 - Time-based Sampling
 - Instruction-based sampling
 - All IBS op samples
 - All IBS fetch samples
 - Events by Hardware Source
 - Core rdpmc events only
 - Power Profiler
 - Logical core\d+ Avg Frequency (MHz)
 - RAPL Package Energy (mJ)
 - Core\d+ RAPL Core Energy (mJ)


- Instruction Based Sampling (IBS) can be more accurate than traditional sampling. Use IBS.
 - Traditional sampling, used by Events by Hardware Source, attributes performance data for a window of time to the instruction pointer after the expiration of a user defined sampling interval.
 - IBS selects a random instruction fetch or micro-op after the expiration of a user defined sampling interval. When the fetch or micro-op completes, an ISR is called to store the performance data.
 - IBS is disabled by default to improve performance.
 - BIOS > Zen Common Options > Enable IBS=Enable

Traditional sampling		window0						
IBS op sampling	uop	0	uop1		uopN			

AMD

POWER PROFILER

Ryzen™ 7 1800X shown



PROFILER




CODEXL POWER PROFILER CLI

- Frequency profiling
 - pushd "C:\Program Files (x86)\CodeXL"
 - CodeXLPowerProfiler.exe -P frequency -o c:\logs\ freq.csv -d 60
 - popd
- **Energy profiling**
 - pushd "C:\Program Files (x86)\CodeXL"
 - CodeXLPowerProfiler.exe -P energy -o c:\logs\energy.csv -d 60
 - popd
- Frequency + Energy profiling
 - pushd "C:\Program Files (x86)\CodeXL"
 - CodeXLPowerProfiler.exe -P frequency -P energy -o c:\logs\freqAndEnergy.csv -d 60
 - popd




EVENTS BY HARDWARE SOURCE




AMDI

ALL IBS OP SAMPLES > FUNCTIONS




AMDI

ALL IBS OP SAMPLES > SOURCE





ALL IBS FETCH SAMPLES > FUNCTIONS



AMDI

ALL IBS FETCH SAMPLES > SOURCE








COMPILER SURVEY



- Many recent AAA games are using old compilers.
- But many developers who were using 2012 have already moved to 2015.



COMPILER

REASONS TO UPGRADE


Year	Visual Studio Changes	AMD Products
2017	Improved code generation of loops: Support for automatic vectorization of division of constant integers, better identification of memset patterns. Added Cmake support. Added faster database engine. Improved STL & .NET optimizations.	"Zen"/"Summit Ridge"
2015	Improved autovectorization & scalar optimizations. Faster build times with /LTCG:incremental. Added assembly optimized memset & memcpy using ERMS & SSE2.	"Bulldozer"/"Kaveri"
2013	Improved inline. Improved auto-vectorization. Improved ISO C99 language and library.	"Bulldozer"/"Trinity"
2012	Added autovectorization. Optimized container memory sizes.	"Bulldozer"/"Orochi"
2010	Added nullptr keyword. Replaced VCBuild with MSBuild.	
2008	Tuned for Intel Core microarchitecture. Improved cpuidex & intrinsics. Added /Qfast_transcendentals & STL/CLR library. Faster build times with /MP & Managed incremental builds.	"Greyhound"
2005	Added x64 native compiler.	"K8"




CONCURRENCY



PROOF BY EXAMPLE THAT GAMES CAN USE 16 LOGICAL PROCESSORS






^{*} Results based on use of the Ashes of the Singularity game's benchmark.

CONCURRENCY



PROOF BY EXAMPLE THAT USING ALL LOGICAL PROCESSORS ISN'T ALWAYS GOOD




- https://github.com/Microsoft/DirectX-Graphics-Samples/blob/master/Samples/Desktop/D3D12 Multithreading
 - Default NumContexts = 3
 - OnInit calls _beginthreadex for each
 - Default Draws = 1025
- Recommend
 - useSMT option
 - Set default value based on profiling
 - Some applications can benefit from SMT
 - processors=(useSMT)?logical:physical;
 - NumContexts = min(processors -1, Draws/300)


CONCURRENCY



WinMain + NumContext=7



WinMain + NumContext=8



WinMain has SMT sharing & thread migration These penalties outweigh work benefits in this case



Shader Compiling

SHADER COMPILER



- Avoid compiling shaders during game play if possible
 - -Shader compiling often has high branch misprediction & memory usage
- Else
 - -Use driver shader cache for D3D12, D3D11, Vulkan
 - Compile on many threads

- **■** D3D11 AGS Shader Compiler Controls
 - -http://gpuopen.com/ags-5-0-shader-compiler-controls/



Prefetch

Avoid software prefetch



AVOID SOFTWARE PREFETCH

Avoid software prefetch. Improve Instruction Cache (IC) & Op Cache (OC) hit rate by using efficient hardware prefetch. Allow additional compiler optimizations.

Profile

- Minimize prefetch instructions dispatched
 - Events by Hardware Source / 04Bh [Prefetch Instructions Dispatched] (LsPrefInstrDisp) Load & Store (& not NTA)

Code

- Try removing prefetch intrinsics:
 - m_prefetchw
 - m_prefetch
 - mm prefetch (except MM HINT NTA)

SOURCE CODE


```
#include "stdafx.h"
#include "intrin.h"
#include <numeric>
#include <chrono>
#define LEN 40000
alignas(64) double a[LEN];
alignas(64) double b[LEN];
alignas(64) double c[LEN];
void work() {
 for (size_t i = 0; i < LEN / 4; i++) {
#if 1
    m prefetchw(&a[i * 4 + 64]);
   _m_prefetch(&b[i * 4 + 64]);
   _m_prefetch(&c[i * 4 + 64]);
#endif
   a[i * 4] = b[i * 4] * c[i * 4];
   a[i * 4 + 1] = b[i * 4 + 1] * c[i * 4 + 1];
   a[i * 4 + 2] = b[i * 4 + 2] * c[i * 4 + 2];
   a[i * 4 + 3] = b[i * 4 + 3] * c[i * 4 + 3];
```



```
void main(int argc, char *argv[]) {
 using namespace std::chrono;
 double b0 = (argc > 1) ? strtod(argv[1], NULL) : 1.0;
 double c0 = (argc > 2)? strtod(argv[2], NULL) : 1.0;
 std::fill(b, b + LEN, b0);
 std::fill(c, c + LEN, c0);
 high resolution clock::time point t0 = \
   high resolution clock::now();
 volatile double r;
 int hash = 0;
 for (size t iter = 0; iter < 1000; iter++) {</pre>
   work();
   r = a[iter%LEN];
   hash = (hash >> 1) ^ (int)r;
 high resolution clock::time point t1 = \
   high resolution clock::now();
 duration<double> time span = \
   duration cast<duration<double>>(t1 - t0);
 printf("time (milliseconds): %lf\n", \
   1000.0 * time span.count());
 printf("result: %lf\n", r);
 printf("hash: %i\n", hash);
```




EVENTS BY HARDWARE SOURCE FOR BINARY WITH PREFETCH





EVENTS BY HARDWARE SOURCE FOR BINARY WITHOUT PREFETCH



MSVS2015U3 DISASM

```
AMDI
```

```
; with prefetch
xor
            eax, eax
            rcx, [140000000h]
lea
            dword ptr [rax]
nop
            xmm0,mmword ptr [rax+rcx+4640h]
movsd
mulsd
            xmm0,mmword ptr [rax+rcx+52840h]
            mmword ptr [rax+rcx+0A0A40h],xmm0
movsd
            xmm0,mmword ptr [rax+rcx+52848h]
movsd
            xmm0,mmword ptr [rax+rcx+4648h]
mulsd
            mmword ptr [rax+rcx+0A0A48h],xmm0
movsd
            xmm0,mmword ptr [rax+rcx+52850h]
movsd
mulsd
            xmm0, mmword ptr [rax+rcx+4650h]
            mmword ptr [rax+rcx+0A0A50h],xmm0
movsd
            xmm0,mmword ptr [rax+rcx+52858h]
movsd
            xmm0,mmword ptr [rax+rcx+4658h]
mulsd
            mmword ptr [rax+rcx+0A0A58h],xmm0
movsd
add
            rax,20h
            rax, 4E200h
cmp
jЬ
            0000000140001010
ret
```

With software prefetch instructions. loop not unrolled.

```
; without prefetch
xor
            eax, eax
            rcx, [140000000h]
lea
            dword ptr [rax]
nop
            xmm0, mmword ptr [rax+rcx+4640h]
movsd
            xmm0, mmword ptr [rax+rcx+52840h]
mulsd
            mmword ptr [rax+rcx+0A0A40h],xmm0
movsd
movsd
            xmm0, mmword ptr [rax+rcx+52848h]
mulsd
            xmm0, mmword ptr [rax+rcx+4648h]
            mmword ptr [rax+rcx+0A0A48h],xmm0
movsd
            xmm0, mmword ptr [rax+rcx+52850h]
movsd
mulsd
            xmm0, mmword ptr [rax+rcx+4650h]
            mmword ptr [rax+rcx+0A0A50h],xmm0
movsd
movsd
            xmm0, mmword ptr [rax+rcx+52858h]
mulsd
            xmm0, mmword ptr [rax+rcx+4658h]
            mmword ptr [rax+rcx+0A0A58h],xmm0
movsd
            xmm0, mmword ptr [rax+rcx+52860h]
movsd
mulsd
            xmm0, mmword ptr [rax+rcx+4660h]
            mmword ptr [rax+rcx+0A0A60h],xmm0
movsd
add
            rax,140h
            rax, 4E200h
cmp
            0000000140001010
jЪ
ret
```

Without software prefetch instructions. loop unrolled.



PERFORMANCE

- Performance of binary compiled with Microsoft Visual Studio 2015 Update 3
 - Tested at 3GHz
- Binary compiled without prefetch instructions show higher performance.

binary	normalized	avg ms	min	max	stdev	CV	samples
compiled with prefetch	100%	25.9	25.4	26.1	0.2	1%	100
compiled without prefetch	117%	22.1	21.1	23.7	0.3	1%	100



Data Cache

Use Structure of Arrays



USE STRUCTURE OF ARRAYS

- Use Structure of Arrays rather than Arrays of Structures to improve locality and data cache hit rate.
- Profile
 - Minimize Data Cache Misses
 - Instruction-based sampling / All IBS op samples / IBS DC Miss

Code

```
Use
    struct S {
     float xs[LEN];
    } s;
Avoid
    struct S {
     float x;
    } a[LEN];
```



ARRAY OF STRUCTURES SOURCE CODE

```
#include "stdafx.h"
#include <chrono>
#include <algorithm>
#define LEN 64
struct S {
float x;
 char16_t str[4096];
} a[LEN];
float stdev p(S a[], size t len) {
 float sum = 0.0;
 for (size_t i = 0; i < len; ++i) {</pre>
   sum += a[i].x;
 float mean = sum / len;
 float sumSq = 0.0;
 for (size t i = 0; i < len; ++i) {
   sumSq += (a[i].x - mean)*(a[i].x - mean);
 return sqrt(sumSq / len);
```

```
void main(int argc, char* argv[]) {
 using namespace std::chrono;
 float v = (argc > 1)? (float)atof(argv[1]) : 1.0f;
 char16 t ch = (argc > 2) ? (argv[2][0]) : u'a';
 for (size t i = 0; i < LEN; ++i) {
   a[i].x = v;
   std::fill(std::begin(a[i].str), std::end(a[i].str) - 1, ch);
   v += v;
 high resolution clock::time point t0 = \
   high resolution clock::now();
 volatile float r;
 int hash = 0;
 for (size t iter = 0; iter < 1000000; iter++) {</pre>
   r = stdev p(a, LEN);
   hash = (hash >> 1) ^ int(r);
 high resolution clock::time point t1 = \
   high resolution clock::now();
 duration<double> time span = \
   duration cast<duration<double>>(t1 - t0);
 printf("stdev p (milliseconds): %lf\n", \
   1000.0 * time span.count());
 printf("stdev p: %f\n", r);
 printf("hash: %i\n", hash);
```

AMDL


STRUCTURE OF ARRAYS SOURCE CODE

```
#include "stdafx.h"
#include <chrono>
#include <algorithm>
#define LEN 64
struct S {
float xs[LEN];
 char16_t strs[LEN][4096];
} s;
float stdev p(float a[], size t len) {
 float sum = 0.0;
 for (size t i = 0; i < len; ++i) {
   sum += a[i];
 float mean = sum / len;
 float sumSq = 0.0;
 for (size t i = 0; i < len; ++i) {</pre>
   sumSq += (a[i] - mean)*(a[i] - mean);
 return sqrt(sumSq / len);
```

```
void main(int argc, char* argv[]) {
 using namespace std::chrono;
 float v = (argc > 1)? (float)atof(argv[1]) : 1.0f;
 char16 t ch = (argc > 2) ? (argv[2][0]) : u'a';
 for (size t i = 0; i < LEN; ++i) {
   s.xs[i] = v;
   std::fill(std::begin(s.strs[i]), std::end(s.strs[i]) - 1,ch);
   v += v;
 high resolution clock::time point t0 = \
   high resolution clock::now();
 volatile float r;
 int hash = 0;
 for (size t iter = 0; iter < 1000000; iter++) {</pre>
   r = stdev p(s.xs, LEN);
   hash = (hash >> 1) ^ int(r);
 high resolution clock::time point t1 = \
   high resolution clock::now();
 duration<double> time span = \
   duration cast<duration<double>>(t1 - t0);
 printf("stdev p (milliseconds): %lf\n", \
   1000.0 * time span.count());
 printf("stdev p: %f\n", r);
 printf("hash: %i\n", hash);
```




IBS OF ARRAY OF STRUCTURES BINARY





IBS OF STRUCTURE OF ARRAYS BINARY



AMD

MSVS2015U3 DISASM

```
; Arrays of Structures
; stdev p sum
addss
            xmm8, dword ptr [rax+rcx]
addss
            xmm8, dword ptr [rax+rcx+2004h]
addss
            xmm8, dword ptr [rax+rcx+4008h]
            xmm8, dword ptr [rax+rcx+600Ch]
addss
addss
            xmm8, dword ptr [rax+rcx+8010h]
addss
            xmm8, dword ptr [rax+rcx+0A014h]
addss
            xmm8, dword ptr [rax+rcx+0C018h]
addss
            xmm8, dword ptr [rax+rcx+0E01Ch]
add
            rax,10020h
            rax,80100h
cmp
            0000000140001040
-jb
```

```
; Structures of Arrays
; stdev p sum
            xmm8, dword ptr [rax-8]
addss
addss
            xmm8, dword ptr [rax-4]
addss
            xmm8, dword ptr [rax]
            xmm8, dword ptr [rax+4]
addss
addss
            xmm8, dword ptr [rax+8]
addss
            xmm8, dword ptr [rax+0Ch]
addss
            xmm8, dword ptr [rax+10h]
addss
            xmm8, dword ptr [rax+14h]
add
            rax,20h
sub
            rcx, 1
            0000000140001040
-ine
```

Poor locality stride of 2004h (8196) and +rcx **Good locality** stride of 4



PERFORMANCE

- Performance of binary compiled with Microsoft Visual Studio 2015 Update 3
 - Tested at 3GHz
- Structure of Arrays binary shows higher performance.

binary	normalized	avg ms	min	max	stdev	cv	samples
Array of Structures	100%	149	149	162	2	1%	100
Structure of Arrays	135%	111	111	112	0	0%	100

DISCLAIMER & ATTRIBUTION



The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes.

AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES, ERRORS OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION.

AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY DIRECT, INDIRECT, SPECIAL OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

ATTRIBUTION

© 2017 Advanced Micro Devices, Inc. All rights reserved. AMD, Ryzen, and the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. in the United States and/or other jurisdictions. Vulkan and the Vulkan logo are registered trademarks of Khronos Group Inc. Microsoft and Windows are registered trademarks of Microsoft Corporation. PCIe is a registered trademark of PCI-SIG. Other names are for informational purposes only and may be trademarks of their respective owners.

CONTACT



- ▲ Ken Mitchell
 - -Kenneth.Mitchell@amd.com
 - -@kenmitchellken

- ✓ Elliot Kim
 - -Elliot.Kim@amd.com

AMDI