Porting Linux to a new processor architecture

Embedded Linux Conference 2016

Joël Porquet

April 4th, 2016


Context

SoCLib

- FR-funded project (2007-2010)
- 10 academic labs and 6 industrial companies
- Library of SystemC simulation models


TSAR/SHARP

- Two consecutive EU-funded projects (2008-2010/2012-2015)
- Massively parallel architecture
- Shared and hardware-maintained coherent memory



Post-doc position at Sorbonne University, May 2013 - Feb 2015

Outline of the presentation



Is a new port necessary?*

Types of porting

- New board with already supported processor
- New processor within an existing, already supported processor family
- New processor architecture

Hints

- TSAR has processor cores compatible with the MIPS32 ISA
- But the virtual memory model is radically different

Answer

\$ mkdir arch/tsar

^{*}Porting Linux to a New Architecture, Marta Rybczyńska, ELC'2014 - https://lwn.net/Articles/597351/

How to start?

Two-step process

- Minimal set of files that define a minimal set of symbols
- Gradual implementation of the boot functions

Typical layout

```
$ ls -l arch/tsar/
configs/
drivers/
include/
kernel/
lib/
mm/
```

```
$ make ARCH=tsar
arch/tsar/Makefile: No such file or directory
```

How to start?

Two-step process

- Minimal set of files that define a minimal set of symbols
- @ Gradual implementation of the boot functions

Adding some build system

```
$ ls -l arch/tsar/
    configs/
        tsar_defconfig*
    include/
    kernel/
    lib/
    mm/
    Kconfig*
    Makefile*
```

How to start?

Two-step process

- Minimal set of files that define a minimal set of symbols
- @ Gradual implementation of the boot functions

Arch-specific headers


The boot sequence

```
(arch/tsar/kernel/head.S)
                                    kernel_entry*
(init/main.c)
                                    start kernel
(arch/tsar/kernel/setup.c)
                                        setup_arch*
(arch/tsar/kernel/trap.c)
                                        trap_init*
(init/main.c)
                                        mm init
(arch/tsar/mm/init.c)
                                            mem_init*
(arch/tsar/kernel/irq.c)
                                        init IRO*
(arch/tsar/kernel/time.c)
                                        time_init*
(init/main.c)
                                        rest_init
(init/main.c)
                                            kernel thread(kernel init)
(kernel/kthread.c)
                                            kernel_thread(kthreadd)
(kernel/cpu/idle.c)
                                             cpu_startup_entry
```

Early assembly boot code

kernel_entry()

- resets the processor to a default state
- clears the .bss segment
- saves the bootloader argument(s) (e.g. device tree)
- initializes the first page table
 - maps the kernel image
- enables the virtual memory and jumps into the virtual address space
- sets up the stack register (and optionally the current thread info register)
- jumps to start_kernel()




```
/* enable MMU */
li     t0, mmu_mode_init
mtc2     t0, $1
nop
nop

/* jump into VA space */
la     t0, va_jump
jr     t0
va_jump:
```

setup_arch()

- Scans the flattened device tree, discovers the physical memory banks and registers them into the memblock layer
- Parses the early arguments (e.g. early_printk)
- Configures memblock and maps the physical memory
- Memory zones (ZONE DMA, ZONE NORMAL, ...)



trap_init()


Exception vector

The exception vector acts as a dispatcher:

mfc0 k1, CPO_CAUSE andi k1, k1, 0x7c

lw k0, exception_handlers(k1)

jr k0



- Configures the processor to use this exception vector
- Initializes exception_handlers[] with the sub-handlers (handle_int(), handle_bp(), etc.)

Trap infrastructure

Sub-handlers:

```
ENTRY(handle_int)
  SAVE ALL
  CLI
  move a0, sp
  la ra, ret from intr
      do_IRQ
ENDPROC(handle int)
ENTRY(handle_bp)
  SAVE ALL
  STI
 move a0, sp
     ra, ret_from_exception
  la
       do_bp
ENDPROC(handle_bp)
/* CLI: switch to pure kernel mode and disable interruptions */
/* STI: switch to pure kernel mode and enable interruptions */
```

do_* are C functions:

```
void do_bp(struct pt_regs *regs)
{
    die_if_kernel("do_bp in kernel",
        regs);
    force_sig(SIGTRAP, current);
}
```

```
mem_init()
```

Releases the free memory from memblock to the buddy allocator (aka page allocator)

```
Memory: 257916k/262144k available (1412k kernel code, 4228k reserved, 267k data, 84k bss, 169k init, 0k highmem)

Virtual kernel memory layout:

vmalloc : 0xd0800000 - 0xfffff000 ( 759 MB)

lowmem : 0xc0000000 - 0xd00000000 ( 256 MB)
```

wmem : 0xc0000000 - 0xd0000000 (256 MB)
.init : 0xc01a5000 - 0xc01ba000 (84 kB)
.data : 0xc01621f8 - 0xc01a4fe0 (267 kB)
.text : 0xc00010c0 - 0xc01621f8 (1412 kB)

Overview: memory management sequence

- lacktriangle Map kernel image o memory cannot be allocated


- lacktriangle Release free memory to page allocator lacktriangle pages can be allocated
- $\textbf{ § Start slab allocator and vmalloc infrastructure } \rightarrow \textit{kmalloc() and vmalloc()}$

init_IRQ()

• Scans device tree and finds all the nodes identified as interrupt controllers.

```
icu: icu {
   compatible = "soclib,vci_icu";
   interrupt-controller;
   #interrupt-cells = <1>;
   reg = <0x0 0xf0000000 0x1000>;
};
```

→ First device driver!




time_init()

Parses clock provider nodes


```
clocks {
   freq: frequency@25MHz {
     #clock-cells = <0>;
     compatible = "fixed-clock";
     clock-frequency = <25000000>;
   };
};
```

- Parses clocksource nodes
 - Clock-source device (monotonic counter)
 - Clock-event device (counts periods of time and raises interrupts)
- → Second device driver!



To init (1)

- Process management
 - Setting up the stack for new threads
 - Switching between threads (switch_to())



To init (2)


Page fault handler

Catching memory faults

```
Freeing unused kernel memory: 116K (c022d000 - c024a000)
switch_mm: vaddr=0xcf8a8000, paddr=0xof8a8000
IBE: ptpr=0x0f8a8000, ietr=0x00001001, ibvar=0x00400000
DBE: ptpr=0x0f8a8000, detr=0x00001002, dbvar=0x00401064
```

Signal management

• Execution of signal handlers



System calls

- List of system calls
- Enhancement of the interrupt and exception handler

```
... Freeing unused kernel memory: 116K (c022d000 - c024a000) ... Hello world! ...
```

User-space memory access

Setting up the exception table

```
arch/tsar/include/asm/uaccess.h
get_user()
put_user()
```

Initial port to mono-processor system

Embedded distribution

- uClibc
- crosstool-ng
- Buildroot

```
io scheduler cfq registered (default)
SOCLID VCI 10C driver, major=254
ioc0: p1
console [ttyVTTV0] enabled
console [ttyVTTV0] enabled
bootconsole [early_tty_cons0] disabled
bootconsole [early_tty_cons0] disabled
freeing unused kernel memory: 844K (c0269000 - c033c000)
1s
drwxr_xr_x 7 0 0 0 .
drwxr_xr_x 7 0 0 0 .
drwxr_xr_x 2 0 0 0 int -> bin/sh
drwxr_xr_x 2 0 0 0 int -> bin/sh
drwxr_xr_x 2 0 0 0 bin
drwxr_xr_x 2 0 0 0 det
drwxr_xr_x 2 0 0 0 bin
uname -a
Linux (none) 3.13.0-00111-g8583fe8-dirty #503 SMP Wed Feb 25 11:06:47 CET 2015
sar tsar
echo "I really like this presentation so far!"
I really like this presentation so far!
reboot: Restarting system
repuested machine_restarti
```

```
$ sloccount arch/tsar
```

```
Total Physical Source Lines of Code (SLOC) = 4,840 ...

Total Estimated Cost to Develop = $ 143,426 ...
```

Atomic operations for multi-processor

Before SMP, IRQ disabling was enough to guarantee atomicity

With SMP, need for hardware-enforced atomic operations

```
arch/tsar/include/asm/atomic.h:
static inline void
__tsar_atomic_mask_clear
      (unsigned long mask, atomic t *v)
{
   int tmp:
    smp_mb__before_llsc();
    __asm__ __volatile__(
        "1: 11 %[tmp], %[mem]
                                  \n"
            and %[tmp], %[mask]
                                  \n"
           sc %[tmp], %[mem]
                                  \n"
           begz %[tmp], 1b
                                  \n"
        : [tmp] "=&r" (tmp),
        [mem] "+m" (v->counter)
        : [mask] "Ir" (mask)):
    smp_mb__after_llsc();
```

Headers

bitops.h, barrier.h, atomic.h, cmpxchg.h, futex.h, spinlock.h, etc.


Inter-Processor Interrupt (IPI) support

IPI functions

- Reschedule
- Execute function
- Stop

XICU

Generic hardware interrupt, timer, mailbox (IPI) controller



SMP Boot

start_kernel

SMP Boot sequence

(from the boot CPU's point of view)

- CPU discovery (from DT)
- idmap page table
- Spinlock vs. IPI boot

Multi-processor system


```
.data : 0xc02158a0 - 0xc0268b68
      text : 0xc0041000 - 0xc02158a0
                                        (1874 kB)
SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=4, Nodes=64
Hierarchical RCU implementation.
       RCU restricting CPUs from NR_CPUS=256 to nr_cpu_ids=4
NR IROS:64 nr iras:64 0
Console: colour dummy device 80x25
console [ttv0] enabled
Calibrating delay using timer specific routine.. 102.13 BogoMIPS (lpj=204274)
pid max: default: 32768 minimum: 301
Mount-cache hash table entries: 512
IPU 0 0 1: booting secondary processor (logical CPU1)
CPU 0 0 2: booting secondary processor (logical CPU2)
CPU 0 0 3: booting secondary processor (logical CPU3)
Brought up 4 CPUs
SMP: Total of 4 processors activated
bio: create slab <bio-0> at 0
Switched to clocksource mips32_clksrc
Block layer SCSI generic (bsg) driver version 0.4 loaded (major 254)
io scheduler noop registered
io scheduler deadline registered
io scheduler cfq registered (default)
SoCLib VCI IOC driver, major=254
ioc0: p1
onsole [ttyVTTY0] enabled
```

\$ sloccount arch/tsar

Total Physical Source Lines of Code (SLOC) = 6,543


(+35% compared to mono-processor support)

The full multi-node (NUMA) architecture




Memory mapping: Highmem support

- Map the first node
- Consider the other node as high memory



Multi-node interrupt network

- 1 XICU/node
- I/O PIC: transfers hardware interrupts to XICU mailboxes




Interrupt-controller evolution (SLOC)

- ICU + timer controllers: 200
- ② XICU (multi-processor): 500
- 3 XICU (multi-node): 800

Memory mapping: stacking


- Stack discontiguous memory in the direct mapping segment
- Tweaking of __va() and __pa()



Memory mapping: cap


If there is too much physical memory

- Reduce the amount of mapped memory per node
- 2 Reduce the number of mapped node



Kernel code and rodata replication

- Replicate in nodes
- Round-robin strategy for patching new page tables with the different replicats



Multi-node (NUMA) system

```
...

Memory: 1553400K/1572864K available (2357K kernel code, 90K rwdata, 336K rodata, 856K init, 525K bss, 19464K reserved, 786432K highmem)

Virtual kernel memory layout:

fixmap : 0xfebff000 - 0xfffff000 (2048 kB)
pkmap : 0xfe800000 - 0xfea00000 (2048 kB)
vmalloc : 0xf0800000 - 0xfe7fe000 (223 MB)
lowmem : 0xc0000000 - 0xf0000000 (768 MB) (cached)
.init : 0xc02c2000 - 0xc0398000 (856 kB)
.data : 0xc0256730 - 0xc02c1be8 (429 kB)
.text : 0xc0009000 - 0xc0266730 (2357 kB)

SLUB: HWalign=64, Order=0-3, MinObjects=0, CPUs=96, Nodes=64
...

Brought up 96 CPUs

SMP: Total of 96 processors activated.
```

\$ sloccount arch/tsar

Total Physical Source Lines of Code (SLOC) = 7,588

(+16% compared to multi-processor support)

Conclusion

Bad news ©, good news ©

- Boots in 4s with kernel replication, 3s without
- No runtime results
- Internship is starting today to resume this work

Bedtime reading

- Series of articles on LWN.net (mono-processor support)
 - The basics: https://lwn.net/Articles/654783/
 - The early code: https://lwn.net/Articles/656286/
 - To the finish line: https://lwn.net/Articles/657939/

Questions?