СОДЕРЖАНИЕ

Введение	3								
 Функциональная схема разрабатываемой аппаратной системы 									
1.2 Изучение работа шины АХІ	4								
1.3 Сборка проекта	7								
1.4 Запуск программного обеспечения на хост-системе	7								
Ответы на контрольные вопросы									
Список использованных источников									
Приложение A Содержимое файла host_example.cpp									
Приложение Б Содержимое log-файла	18								
Приложение В Содержимое xclbin.info-файла	25								

ВВЕДЕНИЕ

Целью данной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- ullet разработать RTL^1 описание ускорителя вычислений по индивидуальному варианту;
 - выполнить генерацию ядра ускорителя;
 - выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе;
 - провести тесты работы ускорителя вычислений.

 $^{^{1}}$ Register Transfer Language — язык регистровых передач

1.1 Функциональная схема разрабатываемой аппаратной системы

1.2 Изучение работа шины AXI

В соответствии с 11 вариантом требовалось реализовать функцию в соответствии с (формулой 1.1). Константа 25 в изначальном варианте была записана в обратном порядке байтов (строка 5 листинга 1.1).

$$R[i] = 25 + A[i]/2 \tag{1.1}$$

.

Листинг 1.1 — Изменный код модуля rtl kernel wizard 0 example adder.v

```
1 module rtl kernel wizard 0 example adder #(
    parameter integer C AXIS TDATA WIDTH = 512, // Data width of both input
 2
        and output data
    parameter integer C ADDER BIT WIDTH = 32,
    parameter integer C NUM CLOCKS
    parameter integer USER CONSTANT
                                          = 32'h98000000
                                                          // little endian
        25 const
6)
 7
8 localparam integer LP NUM LOOPS = C AXIS TDATA WIDTH/C ADDER BIT WIDTH;
                     LP CLOCKING MODE = C NUM CLOCKS == 1 ? "common clock" :
9 localparam
10 . . .
11 // Register s_axis_interface/inputs
12 always @(posedge s axis aclk) begin
13
    d1 constant <= ctrl constant;
14
15 end
16 // Adder function
17 always @(posedge s axis aclk) begin
18
    for (i = 0; i < LP NUM LOOPS; i = i + 1) begin
19
      d2 tdata[i*C ADDER BIT WIDTH+:C ADDER BIT WIDTH] <=
          d1 tdata [C ADDER BIT WIDTH*i+:C ADDER BIT WIDTH]/2 + USER CONSTANT;
20
    end
21 end
22 . . .
23 endmodule
24 \ default nettype wire
```

Далее приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.

Чтобы указать завершение пакетного чтения и записи, устройство использует сигнал RLAST. На диаграмме этого нельзя увидеть, так как изначально было указано малое время симуляции.

Ниже на рисунке 1.1 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.1 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.2 приведена транзакция записи результата инкремента данных на шине АХІ4 ММ. Видно, что каждое прочитанное значение было инкрементировано.

Name	Value	860	.000 ns	870.000 ns	880.000 ns	890.000 ns	900.000 ns	910.000 ns	920.000 ns	930.000 ns	940.00
[™] ap_clk	1										
> V m00_axi_awvalid[0:0]	0	0 1					0				
> 🐶 m00_axi_awready[0:0]	0	1	0	*			1				
> 😻 m00_axi_awaddr[63:0]	f21f0773226c1000	f21f07732		Запись		f2:	Lf0773226c1000				
> 🐶 m00_axi_awlen[7:0]	3f					3f					
> ₩ m00_axi_wvalid[0:0]	0	0	X 1	(0 X 1 X	0 1 1	0	X 1	0	XIX	0	
> 😻 m00_axi_wready[0:0]	1					1					
> W m00_axi_wdata[511:0]	000000100000000f0	000000100000	30X0000	0002\0000000	3 000000400	0000003f0000003e	000000	005000000004f00	\000000600	0000005f0000005e	f
> 😽 m00_axi_wstrb[63:0]	(((mmmmm	(00000000000000000000000000000000000000	0000 10000				*****************				
> ♥ m00_axi_wlast[0:0]	000000100000000	J1000000000000000000000000000000000000	000000000	0000000000000	00000000a0000	0009000000000000	0000007000000	0600000000500	000004000000	03000000020000	10001
> 😽 m00_axi_bvalid[0:0]	0					0					
> ₩ m00_axi_bready[0:0]	1					1					
> 😻 m00_axi_arvalid[0:0]	0					0					
> ₩ m00 axi arready[0:0]	1					1					

Рисунок 1.2 — Транзакция записи результата инкремента данных на шине ${\rm AXI4~MM}$

Ниже на рисунке 1.3 приведен фрагмент кода модуля tl_kernel_wizard_0_example_adder.v (до изменения) с выполнением инкрементирования данных.

```
dl_constant <= ctrl_constant;
end

// Adder function
always @(posedge s_axis_aclk) begin
for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
    d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] + d1_constant;
end
end
// Register inputs to fifo
always @(posedge s_axis_aclk) begin</pre>
```

Pисунок 1.3 — Код модуля tl_kernel_wizard_0_example_adder.v с выполнением инкрементирования данных

Tеперь изменим модуль rtl_kernel_wizard_0_example_adder.v, чтобы ускоритель выполнял предложенную функцию. Ниже на рисунке 1.4 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.4 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.5 приведена транзакция записи измененных данных.



Рисунок 1.5 — Транзакция записи результата выполнения функции

К сожалению, последняя симуляция была выполнена уже после сборки проекта.

1.3 Сборка проекта

Ниже в листинге 1.2 приведено содержимое конфигурационного файла. В соответствии с вариантом требовалось использовать регионы SLR2 и DDR[2].

Листинг 1.2 — Содержимое конфигурационного файла

```
1 [connectivity]
2 nk=rtl_kernel_wizard_0:1:vinc0
3 slr=vinc0:SLR2
4 sp=vinc0.m00_axi:DDR[2]
5 sp=vinc0.m00_axi:PLRAM[0]
6
7 [vivado]
8 prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
9 prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
10 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
11 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
12 prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Содержимое файлов v++*.log и *.xclbin.info. приведено в приложениях Б и В.

1.4 Запуск программного обеспечения на хост-системе

Ниже, в листинге 1.3 приведены измененные части кода модифицированного модуля host_example.cpp.

Листинг $1.3 - \text{Модуль host_example.cpp}$

```
1
       // Fill our data sets with pattern
       h data = (cl uint*)aligned alloc(MEM ALIGNMENT,MAX LENGIH *
3
           sizeof(cl uint*));
       for (cl uint i = 0; i < MAX LENGTH; i++) {
4
           h data[i] = i; // Пусть присвоим элементам массива их индексы
           h \ axi00 \ ptr0 \ output[i] = 0;
 6
 7
       }
 8
       for (cl uint i = 0; i < number of words; <math>i++) {
9
10
            if ((h data[i]/2 + 25) != h axi00 ptr0 output[i]) {
                printf("ERROR in rtl kernel wizard 0::m00 axi - array index %d
11
                    (\text{host addr } 0x\%03x) - \text{input=}\%d (0x\%x), \text{ output=}\%d (0x\%x) \n",
```

Автору отчета не удалось, к сожалению, разобраться с графическим интерфейсом программы Xilinx Vitis IDE для настройки конфигурации отладочной сессии, поэтому решено было воспользоваться утилитой xgdb [2]. Ниже на рисунке 1.6 приведены результаты первого запуска.

```
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4082 (host addr 0x3fc8) - input=4082 (0xff2), output=-1744828423 (0x980007f9)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4083 (host addr 0x3fcc) - input=4083 (0xff3), output=-1744828423 (0x980007f9)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4083 (host addr 0x3fd0) - input=4084 (0xff4), output=-1744828422 (0x980007fa)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4085 (host addr 0x3fd0) - input=4085 (0xff5), output=-1744828422 (0x980007fa)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4085 (host addr 0x3fd3) - input=4086 (0xff6), output=-1744828421 (0x980007fb)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4087 (host addr 0x3fd0) - input=4087 (0xff7), output=-1744828421 (0x980007fb)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4087 (host addr 0x3fd0) - input=4088 (0xff8), output=-1744828421 (0x980007fb)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4089 (host addr 0x3fd0) - input=4088 (0xff8), output=-1744828420 (0x980007fc)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4090 (host addr 0x3fd0) - input=4090 (0xffa), output=-1744828420 (0x980007fc)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4090 (host addr 0x3fd0) - input=4090 (0xffa), output=-1744828419 (0x980007fc)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4090 (host addr 0x3fd0) - input=4091 (0xffb), output=-1744828419 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4091 (host addr 0x3fd1) - input=4091 (0xffb), output=-1744828418 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4093 (host addr 0x3fd1) - input=4094 (0xffc), output=-1744828418 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4093 (host addr 0x3ff0) - input=4094 (0xffc), output=-1744828418 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4093 (host addr 0x3ff0) - input=4094 (0xffc), output=-1744828418 (0x980007ff)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4094 (host addr 0x3ff0) - input=4095 (0xff1)
```

Рисунок 1.6 — Результаты тестирования

Ошибки. Много ошибок. Тестирование показало, что записывать константу 25 в обратном порядке байт не требовалось. Чтобы заного не пересобировать проект, изменил проверочное условие (листинг 1.4). Все содержимое файла приведено в приложении А.

Листинг 1.4 — Содержимое файла host_example.cpp

Ниже на рисунке 1.7 приведены результаты тестирования.

```
Un7041@d1580:-/workspace/lu7_52b_t1/Alveo_lab1_kernels/vtvado_rtl_kernel_wtzard_0_ex/exports$ xgdb --a rgs rtl_kernel_wtzard_0_vtnc.xclbin
GNU gdb (GDB) 9.2
Copyrtght (C) 2020 Free Software Foundation, Inc.
License GPty3-: GNU GPL version 3 or later <a href="http://gnu.org/licenses/gpl.html">http://gnu.org/licenses/gpl.html</a>
This is free software: you are ree to change and redistribute it.
There is NO WARRAHITY, to the extent permitted by law.
Type "show copying" and "show warranty" for details.
This GDB was configured as "x86_64-pc_linux_enu".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
<a href="http://www.gnu.org/software/gdb/bugs/">http://www.gnu.org/software/gdb/bugs/</a>.
Find the GDB manual and other documentation resources online at:
<a href="http://www.gnu.org/software/gdb/documentation/">http://www.gnu.org/software/gdb/documentation/</a>.
For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from rtl_kernel_wtzard_0_host_example.exe...
(gdb) run
Starting program: /tu_home/tu7041/workspace/tu7_52b_t1/Alveo_lab1_kernels/vivado_rtl_kernel_vtzard_0_example.exe...
(gdb) run
Starting program: /tu_home/tu7041/workspace/tu7_52b_t1/Alveo_lab1_kernels/vivado_rtl_kern
```

Рисунок 1.7 — Результаты тестирования

Ответы на контрольные вопросы

- 1. Преимущества и недостатки XDMA и QDMA платформ Недостатки использовани XDMA:
- бОльшая латентность и меньшая пропускная способность за счет того, что данные сначало должны быть перемещены в память ускорителя.

Преимущества использования QDMA:

- предоставляет прямое потоковое соединение с низкой задержкой и большой пропускной способностью между хостом и ядрами;
- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой.

2. Последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы

- 1. С помощью вызова clGetPlatformIDs хост получает все платформы.
- 2. С помощью вызова clGetPlatformInfo хост получает имя платформы и затем выбирает платформу Xilinx.
 - 3. С помощью вызова clGetDeviceIDs хост получает ID устройства.
- 4. С помощью вызова clGetDeviceInfo хост получает информацию об устройстве.
- 5. С помощью вызова clCreateContext создается контекст для переменных.
- 6. С помощью вызова clCreateCommandQueue создается команда для устройтво-ускорителя.

3. Процедура запуска задания на исполнения в ускорительном ядре VINC

1. С помощью вызова load_file_to_memory (см. приложение A) данные, бинарный поток (данные из *.xclbin), копируются из ОЗУ в локальную память ускорителя посредством DMA.

- 2. По итогу выполнения clCreateProgramWithBinary, clBuildProgram и clCreateKernel создается исполняемый файл (уже в памяти устройства-ускорителя).
- 3. С помощью clCreateBuffer и clEnqueueWriteBuffer данные, подлежащие обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA (с помощью второй команды осуществляется передача указателей на начало буферов исходных операндов).
- 4. С помощью двух вызовов clSetKernelArg указываются параметры (в данном случае это d_scalar00 и d_axi00_ptr0).
- 5. С помощью команды clEnqueueNDRangeKernel запускается исполнение ядра (программы на ускорителе).
- 6. С помощью команды clEnqueueReadBuffer выполняется чтение готовых данных.
 - 4. Процесс линковки на основании содержимого log-файла Процесс сборки состоит из шести этапов (фаз).
- 1. Анализ конфигурационного файла, анализ профиля устройства, поиск необходимых аппаратных компонентов, интерфейсов;
- 2. FPGA linking synthesized kernels to platform (Block-level synthesis, Top-level synthesis);
- 3. FPGA logic optimization (минимизация логики (булевой) для оптимизации площади, минимизации задержек);
- 4. FPGA logic placement (Преобразование булевых уравнений в схему логики ПЛИС. Выбор конкретного места для каждого логического блока в ПЛИС);
- 5. FPGA routing (разводка [создание соединений между логическими блоками]);
- 6. FPGA bitstream generation (генерирование файла с программной информацией для отправки его на ПЛИС [*.xclbin файл]);

СПИСОК ИСПОЛЬЗОВАННЫХ ИСТОЧНИКОВ

- 1. Verilog Basics Part-I. [Электронный ресурс]. URL : http://www.asic-world.com/systemverilog/basic1.html (Дата обращения 14.11.2021). Текст электронный
- 2. Vitis Unified Software Development Platform 2021.1 Documentation . [Электронный ресурс]. URL : https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/debuggingapplicationskernels.html#rjl1538574380183 (Дата обращения 14.11.2021). Текст электронный

ПРИЛОЖЕНИЕ А

СОДЕРЖИМОЕ ФАЙЛА HOST EXAMPLE.CPP

Листинг A.1 — Содержимое файла $host_example.cpp$

```
This is a generated file. Use and modify at your own risk
 3
 5
   Vendor: Xilinx
   Associated Filename: main.c
   #Purpose: This example shows a basic vector add +1 (constant) by manipulating
            memory inplace.
 9
   *******************************
10
11
   #include <fcntl.h>
12 #include <stdio.h>
13 | #include <iostream>
14 #include <stdlib.h>
15 #include <string.h>
16 | #include <math.h>
17 #ifdef _WINDOWS
18 #include <io.h>
19 | #else
20| #include <unistd.h>
21 #include <sys/time.h>
22 #endif
23 | #include <assert.h>
24 #include <stdbool.h>
\overline{25}|_{\#	ext{include}}^{"}<	ext{sys/types.h}>
26 #include <sys/stat.h>
   #include <CL/opencl.h>
28 \, \big| \, \# \mathtt{include} \, <\! \mathtt{CL} / \, \mathtt{cl\_ext.h} \! > \,
29 | #include "xclhal2.h"
30
31
33| #define NUM_WORKGROUPS (1)
34 #define WORKGROUP SIZE (256)
   #define MAX LENGTH 8192
36 | #define MEM_ALIGNMENT 4096
   #if defined (VITIS_PLATFORM) &&!defined (TARGET_DEVICE)
38 | #define STR_VALUE(arg)
39 #define GET STRING(name) STR VALUE(name)
40 #define TARGET DEVICE GET STRING(VITIS PLATFORM)
41
   #endif
42
43
45
   {\tt cl\_uint\ load\_file\_to\_memory(const\ char\ *filename\ ,\ char\ **result)}
46
   {
47
        cl\ uint\ size\ =\ 0;
48
        FILE *f = fopen(filename, "rb");
49
        if (f == NULL) {
50
            *result = NULL;
51
            return -1; // -1 means file opening fail
52
53
54
        fseek (f, 0, SEEK END);
        size = ftell(f);
55
        fseek(f, 0, SEEK SET);
56
        *result = (char *) malloc(size+1);
57
         if \ (\,size \,\,!=\,\,fread\,(*\,result\,\,,\,\,\,size\,of\,(\,char\,)\,\,,\,\,\,size\,\,,\,\,\,f\,)\,)\ \{\\
58
            free(*result);
59
            return -2; // -2 means file reading fail
60
61
        fclose(f):
62
        (*result)[size] = 0;
63
        return size;
64 }
65
66
   int main(int argc, char** argv)
67
   {
68
69
        cl_int err;
                                                   // error code returned from api calls
        {\tt cl\_uint\ check\_status}\,=\,0\,;
```

```
71
72
73
74
75
76
77
78
79
80
         const cl uint number of words = 4096; // 16KB of data
         cl platform id platform id;
                                                 // platform id
         cl device id device id;
                                                 // compute device id
                                                 // compute context
         cl_context context;
         cl_command_queue commands;
                                                 // compute command queue
                                                 // compute programs
         cl_program program;
         cl_kernel kernel;
                                                // compute kernel
 81
         cl uint* h data;
                                                             // host memory for input vector
 82
83
         char cl platform vendor[1001];
         \begin{array}{ll} \textbf{char} & \texttt{target\_device\_name} \, [\, 10\, 0\, 1\, ] \end{array} = \\ \textbf{TARGET\_DEVICE}; \\ \end{array}
 84
 85
         {\tt cl\_uint*\ h\_axi00\_ptr0\_output} \ = \ (\,{\tt cl\_uint*})\,{\tt aligned\_alloc}\,({\tt MEM\_ALIGNMENT,MAX}\,\,\,{\tt LENGTH}\,\,*
             sizeof(cl_uint*)); // host memory for output vector
 86
         cl_mem d_axi00_ptr0;
                                                          // device memory used for a vector
 87
 88
         if (argc != 2) {
 89
             printf("Usage: %s xclbin\n", argv[0]);
 90
             return EXIT FAILURE;
 91
 9\overline{2}
 93
         // Fill our data sets with pattern
 94
         \verb|h_data| = (cl_uint*) \\ \verb|aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH|* \\ \verb|sizeof(cl_uint*)); \\
 95
         \label{eq:for_continuous} \mbox{for} (\mbox{cl\_uint} \ \ i \ = \ 0 \, ; \ \ i \ < \mbox{MAX\_LENGTH}; \ \ i \ ++) \ \{
 96
             h_{data[i]} = i; // Здесь задаются входные значения
 97
             h axi00 ptr0 output[i] = 0;
 98
 99
         }
100
101
         // Get all platforms and then select Xilinx platform
102
         cl_platform_id platforms[16]; // platform id
103
         cl_uint platform_count;
104
         cl_uint platform_found = 0;
105
         err = clGetPlatformIDs(16, platforms, &platform_count);
106
         if (err != CL SUCCESS) {
107
              \label{eq:printf} printf("ERROR: Failed to find an OpenCL platform! \n");
108
              printf("ERROR: Test failed\n");
109
             return EXIT FAILURE;
110
         }
111
         printf("INFO: Found %d platforms\n", platform_count);
112
113
         // Find Xilinx Plaftorm
114
         for (cl uint iplat=0; iplat < platform count; iplat++) {
115
             err = clGetPlatformInfo(platforms[iplat], CL PLATFORM VENDOR, 1000, (void
                   *)cl_platform_vendor,NULL);
116
              if (err != CL_SUCCESS) {
117
                  printf("ERROR: \ clGetPlatformInfo(CL\_PLATFORM\_VENDOR) \ failed! \ \ \ \ "");
                  printf("ERROR: Test failed\n");
118
119
                  return EXIT FAILURE;
120
121
             if (strcmp(cl platform vendor, "Xilinx") == 0) {
122
                  printf("INFO: Selected platform %d from %s\n", iplat, cl_platform_vendor);
123
                  platform_id = platforms[iplat];
124
                  platform_found = 1;
125
             }
126
127
         if \quad (!\, platform\_found\,) \  \, \{
128
             printf("ERROR: Platform Xilinx not found. Exit.\n");
129
             return EXIT_FAILURE;
130
         }
131
132
         // Get Accelerator compute device
133
         cl uint num devices;
134
         cl_uint device_found = 0;
135
         cl\_device\_id \ devices [16]; \ // \ compute \ device \ id
136
         char cl_device_name[1001];
137
         err = clGetDeviceIDs(platform id, CL DEVICE TYPE ACCELERATOR, 16, devices, &num devices);
138
         printf("INFO: Found %d devices\n", num_devices);
139
         if (err != CL SUCCESS) {
140
             printf("ERROR: Failed to create a device group!\n");
141
             printf("ERROR: Test failed\n");
142
             return -1;
143
         }
144
145
         //iterate all devices to select the target device.
146
         for (cl_uint i=0; i<num_devices; i++) {
147
```

```
148
                if (err != CL SUCCESS) {
149
                     printf("ERROR: \ Failed \ to \ get \ device \ name \ for \ device \ \%d! \backslash n" \,, \ i);
150
                     printf("ERROR: Test failed \n");
151
                     return EXIT FAILURE;
152
               }
153
                \verb|printf("CL_DEVICE_NAME \%s \ | \ n" \ , \ cl_device_name); \\
154
                if(strcmp(cl\_device\_name\,,\ target\_device\_name\,) == 0) \ \{
155
                     \label{eq:device_id} \texttt{devices[i];}
156
                     {\tt device\_found} \ = \ 1;
157
                     printf("Selected %s as the target device \n", cl_device_name);
158
               }
159
          }
160
161
           if \quad (!\, device\_found\,) \  \, \{
162
                printf("ERROR: Target \ device \ \%s \ not \ found. \ Exit. \ \ ", \ target\_device\_name);
163
                return EXIT FAILURE;
164
          }
165
166
           // Create a compute context
167
168
           context = clCreateContext(0, 1, &device id, NULL, NULL, &err);
169
           if (!context) {
170
                printf("ERROR: Failed to create a compute context! \n");
171
                printf("ERROR: Test failed\n");
172
                return EXIT_FAILURE;
173
          }
174
175
           // Create a command commands
176
          commands = clCreateCommandQueue(context\ ,\ device\_id\ ,\ CL\_QUEUE\_PROFILING\_ENABLE\ |\  \  )
                \label{eq:cl_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE, &err);} \\
177
           if (!commands) {
178
               printf("ERROR: Failed to create a command commands!\n");
179
                printf("ERROR: code %i\n",err);
180
                printf("ERROR: Test failed\n");
181
                return EXIT_FAILURE;
182
          }
183
184
           cl_int status;
185
186
           // Create Program Objects
187
           // Load binary from disk
188
           unsigned char *kernelbinary;
189
           char *xclbin = argv[1];
190
191
192
           // xclbin
193
194
           printf("INFO: loading xclbin %s\n", xclbin);
195
           cl\_uint \ n\_i0 = load\_file\_to\_memory(xclbin \,, \ (char \ **) \ \&kernelbinary);
196
           if (n_i0 < 0) {
197
               printf("ERROR: failed to load kernel from xclbin: \%s \n", xclbin);\\
                printf("ERROR: Test failed\n");
198
199
                return EXIT FAILURE;
200
          }
201
202
           size_t n0 = n_i0;
203
204
           // Create the compute program from offline
205
           {\tt program} \, = \, {\tt clCreateProgramWithBinary(context} \, , \, \, 1 \, , \, \, \& {\tt device\_id} \, , \, \, \& {\tt n0} \, , \,
\bar{2}06
                                                         (const unsigned char **) &kernelbinary, &status, &err);
207
           free (kernelbinary);
208
209
           \quad \text{if } \quad (\,(\,!\,\operatorname{program}\,) \quad |\,\,| \quad (\,\operatorname{err}\,!\!=\!\operatorname{CL\_SUCCESS}\,)\,) \quad \{\,
210
                printf("ERROR: Failed to create compute program from binary %d!\n", err);
211
                printf("ERROR: Test failed\n");
212
                {\tt return\ EXIT\_FAILURE};
213
          }
\frac{1}{2}14
\overline{215}
216
           // Build the program executable
217
218
           {\tt err} \, = \, {\tt clBuildProgram} \, (\, {\tt program} \, , \  \, 0 \, , \, \, {\tt NULL}, \, \, {\tt NULL}, \, \, {\tt NULL}, \, \, {\tt NULL}) \, ;
\bar{2}19
           if (err != CL SUCCESS) {
220
               \mathtt{size\_t} \ \mathtt{len} \; ;
\overline{221}
               char buffer[2048];
\bar{2}\bar{2}2
223
                printf("ERROR: Failed to build program executable!\n");
224
                {\tt clGetProgramBuildInfo(program\,,\;\;device\_id\,,\;\;CL\_PROGRAM\_BUILD\_LOG,\;\;sizeof(buffer)\,,\;\;buffer\,,\;\;\&len\,)\,;}
225
                \texttt{printf("\%s \ 'n", buffer);}
```

```
226
                                                printf("ERROR: Test failed\n"):
227
                                                return EXIT_FAILURE;
\frac{1}{228}
\bar{2}\bar{2}9
230
                                 // Create the compute kernel in the program we wish to run
231
\overline{232}
                                 kernel = clCreateKernel(program, "rtl_kernel_wizard_0", &err);
233
                                 if (!kernel || err != CL_SUCCESS) {
                                               printf("ERROR: Failed to create compute kernel! \n");
234
\overline{235}
                                                printf("ERROR: Test failed \n");
236
                                               return EXIT FAILURE;
237
                                }
238
239
                                 // Create structs to define memory bank mapping
240
                                cl_mem_ext_ptr_t mem_ext;
241
                                mem ext.obj = NULL;
242
                                mem ext.param = kernel;
243
244
\bar{2}45
                                mem\ ext.\,flags\ =\ 1\,;
246
                                \texttt{d\_axi00\_ptr0} \ = \ \texttt{c1CreateBuffer(context}, \quad \texttt{CL\_MEM\_READ\_WRITE} \ | \ \texttt{CL\_MEM\_EXT\_PTR\_XILINX},
                                                  {\tt sizeof(cl\_uint) * number\_of\_words, \&mem\_ext, \&err);}
247
                                 if \ (\,err \ != \ CL\_SUCCESS) \ \{
248
                                     std::cout <- "Return code for clCreateBuffer flags=" << mem_ext.flags << ": " << err <<
                                                      std::endl:
249
                                }
250
\bar{2}51
252
                                 if (!(d_axi00_ptr0)) {
253
                                                printf("ERROR:\ Failed\ to\ allocate\ device\ memory! \ \backslash \ n");
254
                                                printf("ERROR: Test failed \n");\\
255
                                                return EXIT FAILURE;
256
                                }
257
258
259
                                 \tt err = clEnqueueWriteBuffer(commands, \ d\_axi00\_ptr0\,, \ CL\_TRUE, \ 0\,, \ sizeof(cl\_uint) \ * \ number\_of\_words\,, \ d\_axi00\_ptr0\,, \ d\_axi0
                                                h data, 0, NULL, NULL);
260
                                 if \ (\, {\tt err} \ != \ {\tt CL\_SUCCESS}) \ \{ \\
261
                                                printf("ERROR: Failed to write to source array h_data: d_axi00_ptr0: %d!\n", err);
\bar{2}62
                                                printf("ERROR: Test failed \n");
263
                                                return EXIT FAILURE;
264
                                }
265
\frac{1}{2}66
267
                                // Set the arguments to our compute kernel
268
                                 // cl_uint vector_length = MAX_LENGTH;
269
                                 err = 0;
270
                                 cl\_uint d\_scalar00 = 0;
271
                                  err \mid = clSetKernelArg(kernel, \ 0, \ sizeof(cl\_uint), \ \&d\_scalar00); \ // \ Not \ used \ in \ example \ RTL \ logic. 
272
                                 \verb|err|| = \verb|clSetKernelArg| ( kernel , 1, | sizeof(cl_mem) , &d_axi00_ptr0) ; |
273
274
                                 if (err != CL SUCCESS) {
275
                                              printf("ERROR: Failed to set kernel arguments! %d\n", err);
276
                                                printf("ERROR: Test failed \n");\\
277
                                                return EXIT_FAILURE;
\overline{278}
\frac{5}{279}
280
                                 size_t global[1];
281
                                 size_t local[1];
\bar{2}82
                                ^- Execute the kernel over the entire range of our 1d input data set
283
                                // using the maximum number of work group items for this device
284
285
                                 global[0] = 1;
\frac{1}{286}
                                 local[0] = 1;
287
                                 \texttt{err} = \texttt{clEnqueueNDRangeKernel}(\texttt{commands}, \texttt{kernel}, \texttt{1}, \texttt{NULL}, \texttt{(size } \texttt{t*)\&global}, \texttt{(size } \texttt{t*)\&local}, \texttt{0}, \texttt
                                                NULL, NULL);
288
                                 if (err) {
289
                                               printf("ERROR: Failed to execute kernel! %d\n", err);
290
                                               printf("ERROR: Test failed \n");
291
                                                return EXIT FAILURE;
\bar{292}
                                }
293
294
                                 clFinish (commands);
295
296
\frac{1}{297}
                                // Read back the results from the device to verify the output
298
299
                                 cl event readevent;
300
```

```
301
302
        h_axi00_ptr0_output, 0, NULL, &readevent );
303
304
305
        if \ (\,err \ != \ CL\_SUCCESS) \ \{\\
306
             printf("ERROR: \ Failed \ to \ read \ output \ array! \ \%d \ \ "" \ , \ err);
307
             printf("ERROR: Test failed\n");
308
            return EXIT_FAILURE;
309
310
        clWaitForEvents(1, &readevent);
        // Check Results
311
312
31\bar{3}
        \label{eq:formula} \mbox{for (cl\_uint $i=0$; $i< number\_of\_words$; $i++$) { } } \label{eq:formula}
314
             if ((h_data[i]/2 + 0x98000000) != h_axi00_ptr0_output[i]) {
                315
                     {\tt h\_axi00\_ptr0\_output[i],\ h\_axi00\_ptr0\_output[i]);}\\
316
                 check\_status = 1;
317
             // printf("i=%d, input=%d, output=%d\n", i, h_data[i]/2 + 0x98000000, h_axi00_ptr0_output[i]);
318
319
320
        }
321
322
323
        // Shutdown and cleanup
3\bar{2}4
325
        clReleaseMemObject(d axi00 ptr0);
326
        free \left( \, h\_axi00\_ptr0\_output \, \right);
\frac{327}{328}
329
330
        free(h data);
331
        clReleaseProgram (program);
332
        clReleaseKernel (kernel);
333
        clReleaseCommandQueue(commands);
334
        clReleaseContext (context);
335
336
        if \ (\verb|check_status|) \ \{\\
337
            printf("ERROR: Test failed\n");
338
             return EXIT FAILURE;
339
        } else {
340
341
             \verb|printf("INFO: Test completed successfully.\n");|\\
            return EXIT_SUCCESS;
342
343
344
|345| } // end of main
```

ПРИЛОЖЕНИЕ Б

СОДЕРЖИМОЕ LOG-ФАЙЛА

Листинг Б.1 — Содержимое log-файла

```
INFO: [v++60-1306] Additional information associated with this v++ link can be found at:
                      Reports: /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
                                   \mathtt{rtl\_kernel\_wizard\_0\_ex/exports/\_x/reports/link}
                      Log\ files:\ /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                                   {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/logs/link}
         INFO: [v++60-1548] Creating build summary session with primary output
                        /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
                        rtl\_kernel\_wizard\_0\_ex/exports/rtl\_kernel\_wizard\_0\_vinc.xclbin.link\_summary, \ at \ Sat \ Nov \ 13 \ Nov \ 14 \ Nov \ 14 \ Nov \ 15 \ Nov \ 1
                        20:27:01 2021
    5 [NFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Nov 13 20:27:01 2021
         INFO: [v++ 60-1315] Creating rulecheck session with output
                         '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                        rtl\_kernel\_wizard\_0\_ex/exports/\_x/reports/link/v++\_link\_rtl\_kernel\_wizard\_0\_vinc\_guidance.html',
                        at Sat Nov 13 20:27:04 2021
    7 INFO: [v++60-895] Target platform:
                       /\operatorname{opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/xilinx\_u200\_xdma\_201830\_2.xpfm
         INFO: [v++60-1578] This platform contains Device Support Archive
                         '/\operatorname{opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/hw/xilinx\_u200\_xdma\_201830\_2 \,.\, dsa'
    9 INFO: [v++ 74-74] Compiler Version string: 2020.2
10 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this
11 INFO: [v++60-629] Linking for hardware target
12 INFO: [v++60-423]
                                                                    Target device: xilinx_u200_xdma_201830_2
13 NFO: [v++ 60-1332] Run 'run link' status: Not started
14 NFO: [v++ 60-1443] [20:27:29] Run run_link: Step system_link: Started
15 INFO: [v++ 60-1453] Command Line: system_link —xo
                        /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                        rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo —config
                        rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/syslinkConfig.ini ---xpfm
                       / \texttt{opt/xilinx/platforms/xilinx\_u200\_xdma\_201830\_2/xilinx\_u200\_xdma\_201830\_2.xpfm } \\ -- \texttt{target hw} \\ -- \texttt{target hw
                        {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int} - {\tt temp\_dir}
                        /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/delabersel/d
                        {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link}
16 INFO: [v++ 60-1454] Run Directory:
                        /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                        {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
17 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Nov 13 20:27:35 2021
         INFO: [SYSTEM\_LINK 82-70] Extracting xo v3 file
                        {\tt rtl\_kernel\_wizard\_0\_ex/exports/rtl\_kernel\_wizard\_0.xo}
19 INFO: [SYSTEM_LINK 82-53] Creating IP database
                        /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                       {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml}
20 \, \big| \, \text{INFO: [SYSTEM\_LINK 82-38]} \, \, \big[ \, 2\,0\,:\,2\,7\,:\,3\,6 \, \big] \, \, \, \text{build\_xd\_ip\_db started:}
                        /\left. \frac{data}{Xilinx} \right. / \left. Vitis \right. / \left. 2020.2 \right. / \left. bin \right. / build \_xd \_ip \_db - ip \_search \ 0 - sds - pf
                        /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                        rtl kernel wizard 0 ex/exports/x/link/sys link/xilinx u200 xdma 201830 2.hpfm -clkid 0 -ip
                        /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                        rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/iprepo
                        /\,mycompany\_com\_kernel\_rtl\_kernel\_wizard\_0\_1\_0\,, rtl\_kernel\_wizard\_0\,-o
                       /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
21 INFO: [SYSTEM_LINK 82-37] [20:27:50] build_xd_ip_db finished successfully
22 | Time (s): cpu = 00:00:15; elapsed = 00:00:15. Memory (MB): peak = 1693.402; gain = 0.000; free
                       {\tt physical} \, = \, 468113 \ ; \ {\tt free} \ {\tt virtual} \, = \, 483648
23 INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
24 \Big| \, \text{INFO: [SYSTEM\_LINK 82-102] Applying explicit connections to the system connectivity graph:} \\
                        /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                        rtl kernel wizard 0 ex/exports/ x/link/sys link/cfgraph/cfgen cfgraph.xml
25 INFO: [SYSTEM LINK 82-38] [20:27:50] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk
                       -\mathtt{dmclkid} \ 0 \ -\mathtt{r} \ /\mathtt{iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/relation - to the second of the second
                       rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml -o
                       /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
26 INFO: [CFGEN 83-0] Kernel Specs:
         INFO: [CFGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
28 INFO: [CFGEN 83-0] Port Specs:
```

```
kernel: vinc0, k_port: m00_axi, sptag: DDR[2]
29 INFO: [CFGEN 83-0]
30 INFO: [CFGEN 83-0]
                                   kernel: vinc0, k_port: m00_axi, sptag: PLRAM[0]
31 INFO: [CFGEN 83-0] SLR Specs:
32 INFO: [CFGEN 83-0]
                                  instance: vinc0, SLR: SLR2
33 INFO: [CFGEN 83-2228] Creating mapping for argument vinc0 axi00_ptr0 to DDR[2] for directive
           vinc0.m00_axi:DDR[2]
34 INFO: [SYSTEM_LINK 82-37] [20:28:03] cfgen finished successfully
35 Time (s): cpu = 00:00:12; elapsed = 00:00:12. Memory (MB): peak = 1693.402; gain = 0.000; free
            physical = 468091 \; ; \; free \; virtual = 483626
36|_{
m INFO:} [SYSTEM_LINK 82-52] Create top-level block diagram
37 INFO: [SYSTEM_LINK 82-38] [20:28:03] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd —linux
              -trace_buffer 1024 —input_file
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml — ip\_db/iu\_home/iu7041/workspace/iu7_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl kernel wizard 0 ex/exports/ x/link/sys link/ sysl/.cdb/xd ip db.xml —cf name dr
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/\_sysl/.xsd\_-temp\_dir
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl_kernel_wizard_0_ex/exports/_x/link/sys_link --output_dir
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int\_-target\_bd\_pfm\_dynamic.bd}
38 NFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r
/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/\_sysl/.cdb/xd\_ip\_db.xml -o dr.xml
39 INFO: [CF2BD 82-28] cf2xd finished successfully
40 INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/sys\_link/\_sysl/.xsd
41 INFO: [CF2BD 82-28] cf_xsd finished successfully
42 INFO: [SYSTEM LINK 82-37] [20:28:10] cf2bd finished successfully
43 Time (s): cpu = 00:00:06; elapsed = 00:00:07. Memory (MB): peak = 1693.402; gain = 0.000; free
            {\tt physical} \, = \, 468080 \ ; \ {\tt free} \ {\tt virtual} \, = \, 483620
44 INFO: [v++ 60-1441] [20:28:10] Run run_link: Step system_link: Completed
45 | Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
            physical = 468113; free virtual = 483648
46 | INFO: [v++ 60-1443] [20:28:10] Run run_link: Step cf2sw: Started
47 INFO: [v++ 60-1453] Command Line: cf2sw -sdsl
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl kernel wizard 0 ex/exports/ x/link/int/sdsl.dat -rtd
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/cf2sw.rtd\_nofilter
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/cf2sw\_full.rtd -xclbin
            /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/xclbin\_orig.xml - o
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/xclbin\_orig.1.xml
48 INFO: [v++ 60-1454] Run Directory:
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
49 INFO: [v++ 60-1441] [20:28:18] Run run_link: Step cf2sw: Completed
50 Time (s): cpu = 00:00:07; elapsed = 00:00:08. Memory (MB): peak = 1585.129; gain = 0.000; free
            physical = 468140 ; free virtual = 483676
51 INFO: [v++ 60-1443] [20:28:18] Run run_link: Step rtd2_system_diagram: Started
52 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
53 INFO: [v++ 60-1454] Run Directory:
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
54 INFO: [v++ 60-1441] [20:28:22] Run run_link: Step rtd2_system_diagram: Completed
55 Time (s): cpu = 00:00:00.01; elapsed = 00:00:04. Memory (MB): peak = 1585.129; gain = 0.000; free
            {\tt physical} \, = \, 467615 \; \; ; \; \; {\tt free} \; \; {\tt virtual} \, = \, 483150
56 NFO: [v++ 60-1443] [20:28:22] Run run_link: Step vpl: Started
57 INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 -remote_ip_cache
            /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
            rtl kernel wizard 0 ex/exports/.ipcache —output_dir
            /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
            rtl_kernel_wizard_0_ex/exports/_x/link/int ---log_dir
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl_kernel_wizard_0_ex/exports/_x/logs/link —report_dir
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/reports/link\_-config
            /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
            rtl kernel wizard 0 ex/exports/x/link/int/vplConfig.ini -k
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
            rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/kernel\_info.dat \\ --webtalk\_flag \\ Vitis \\ --temp\_dir \\ --temp\_d
            /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
```

```
rtl kernel wizard 0 ex/exports/ x/link —no-info —iprepo
         /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
         rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/xo/ip\_repo/mycompany\_com\_kernel\_rtl\_kernel\_wizard\_0\_1\_0
         rtl_kernel_wizard_0_ex/exports/_x/link/run_link/vpl.pb
         /iu\ home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
         {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/dr.bd.tcl}
58 INFO: [v++ 60-1454] Run Directory:
         /iu home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
         rtl kernel wizard 0 ex/exports/ x/link/run link
59
60
    ***** vpl v2020.2 (64-bit)
 61
     **** SW Build (by xbuild) on 2020-11-18-05:13:29
 62
        ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
63
64 INFO: [VPL 60-839] Read in kernel information from file
         '/iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
         {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/kernel\_info.dat'}.
65 INFO: [VPL 74-74] Compiler Version string: 2020.2
66
    INFO: [VPL 60-423] Target device: xilinx u200 xdma 201830 2
    INFO: [VPL 60-1032] Extracting hardware platform to
         /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
         rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/vivado/vpl/.local/hw\_platform
68 \left\lceil \text{WARNING: } / \text{data} / \text{Xilinx} / \text{Vitis} / 2020.2 / \text{tps} / \text{lnx} 64 / \text{jre9.0.4 does not exist.} \right\rceil
 69
    [20:31:37] Run vpl: Step create project: Started
 70 Creating Vivado project.
    [20:31:50] Run vpl: Step create_project: Completed
    [20:31:50] Run vpl: Step create bd: Started
 73 [20:33:26] Run vpl: Step create bd: RUNNING...
    [20:35:03] Run vpl: Step create_bd: RUNNING...
    \hbox{\tt [20:36:32]} \ \hbox{\tt Run vpl: Step create\_bd: RUNNING...}
    [20:37:05] Run vpl: Step create_bd: Completed
    [20:37:05] Run vpl: Step update bd: Started
    [20:37:07] Run vpl: Step update bd: Completed
 79
    \hbox{\tt [20:37:07] Run vpl: Step generate\_target: Started}
 80
    [20:38:33] Run vpl: Step generate target: RUNNING...
    \hbox{\tt [20:39:59] Run vpl: Step generate\_target: RUNNING...}
 82
    \hbox{\tt [20:42:53]} \ \hbox{\tt Run vpl: Step generate\_target: RUNNING...}
 84
    [20:43:37] Run vpl: Step generate_target: Completed
 85
    [20:43:37] Run vpl: Step config_hw_runs: Started
    [20:43:52] Run vpl: Step config_hw_runs: Completed
 87
    [20:43:52] Run vpl: Step synth: Started
    [20:45:07] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
 29
    [20:45:41] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
 90
    [20:46:18] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
 91
    [20:46:53] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
 92
    [20:47:27] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
93
    [20:48:02] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
    [20:48:37] Block-level synthesis in progress, 5 of 13 jobs complete, 3 jobs running.
 95
    \hbox{\tt [20:49:14] Block-level synthesis in progress, 5 of 13 jobs complete, 5 jobs running.}
96
    [20:49:49] Block-level synthesis in progress, 5 of 13 jobs complete, 7 jobs running.
97
    [20:50:25] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
98
    [20:51:01] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
99 [20:51:36] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
100|_{[20:52:11]} Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
101
    [20:52:49] Block-level synthesis in progress, 7 of 13 jobs complete, 5 jobs running.
102 \mid [20:53:23] Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
103 [20:53:58] Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
104|_{[20:54:33]} Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
105 \, [\, 20\!:\!55\!:\!09] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
106
    [20:55:44] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
107 [20:56:20] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
108 [20:56:55] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
109
    [20:57:31] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
110 [20:58:06] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
111| [20:58:43] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
112 [20:59:18] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
113 \mid [20:59:54] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
114 [21:00:29] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
115 [21:01:05] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
\frac{116}{117} [21:01:40] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
    [21:02:15] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
118 \, [\, [\, 21:02:49]\, Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
119 [21:03:25] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
120|_{[21:04:00]} Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
121 [21:04:37] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
    [21:05:12] \ \ Block-level \ \ synthesis \ \ in \ \ progress \ , \ 11 \ \ of \ 13 \ \ jobs \ \ complete \ , \ 1 \ \ job \ \ running \ .
123|_{[21:05:48]} Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
```

```
124 [21:06:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
125 [21:06:59] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
126 \mid [21:07:34] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
127
    [21:08:12] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
128 [21:08:47] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
129 [21:09:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
130| [21:09:56] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
131 [21:10:32] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
132 [21:11:08] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
1\overline{33} [21:11:43] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
134 [21:12:17] Block-level synthesis in progress, 12 of 13 jobs complete, 0 jobs running.
135 [21:12:53] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
136 [21:13:28] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
137| [21:14:02] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
138 \,|\, [21:14:37] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
139 \,|\, [21:15:11] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
140\, [21:15:46] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
141 [21:16:21] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
142
vert [21:16:55] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
143 [21:17:30] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
144 [21:18:05] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
145 \, [\, [21:18:40] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
146 [21:19:15] Top-level synthesis in progress.
147 [21:19:50] Top-level synthesis in progress.
148 [21:20:25] Top-level synthesis in progress.
149 [21:21:01] Top-level synthesis in progress.
|150| [21:21:36] Top-level synthesis in progress.
151 [21:22:12] Top-level synthesis in progress.
152 [21:22:47] Top-level synthesis in progress.
153 [21:23:23] Top-level synthesis in progress.
154 [21:23:59] Run vpl: Step synth: Completed
155 [21:23:59] Run vpl: Step impl: Started
156 [21:50:14] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h
        21m 46s
157
158
    [21:50:14] Starting logic optimization..
159 [21:53:09] Phase 1 Generate And Synthesize MIG Cores
160 [22:10:02] Phase 2 Generate And Synthesize Debug Cores
161 [22:21:59] Phase 3 Retarget
162 [22:22:35] Phase 4 Constant propagation
163 [22:23:51] Phase 5 Sweep
164 [22:25:38] Phase 6 BUFG optimization
|165| [22:26:15] Phase 7 Shift Register Optimization
166 [22:26:52] Phase 8 Post Processing Netlist
167 [22:33:28] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 43m 13s
168
169 [22:33:28] Starting logic placement..
170 [22:35:13] Phase 1 Placer Initialization
171 [22:35:13] Phase 1.1 Placer Initialization Netlist Sorting
172 [22:40:04] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
173 [22:43:35] Phase 1.3 Build Placer Netlist Model
174
    [22:48:52] Phase 1.4 Constrain Clocks/Macros
175 [22:49:28] Phase 2 Global Placement
176 [22:49:28] Phase 2.1 Floorplanning
177
    [22:51:14] Phase 2.1.1 Partition Driven Placement
178 [22:51:14] Phase 2.1.1.1 PBP: Partition Driven Placement
179
    [22:52:26] Phase 2.1.1.2 PBP: Clock Region Placement
180 [22:54:11] Phase 2.1.1.3 PBP: Compute Congestion
181 [22:54:11] Phase 2.1.1.4 PBP: UpdateTiming
182
    [22:55:21] Phase 2.1.1.5 PBP: Add part constraints
183 [22:55:57] Phase 2.2 Update Timing before SLR Path Opt
184 [22:55:57] Phase 2.3 Global Placement Core
185 [23:12:35] Phase 2.3.1 Physical Synthesis In Placer
186 [23:17:54] Phase 3 Detail Placement
187
    [23:17:54] Phase 3.1 Commit Multi Column Macros
188 [23:18:29] Phase 3.2 Commit Most Macros & LUTRAMs
189 [23:20:52] Phase 3.3 Small Shape DP
190 [23:20:52] Phase 3.3.1 Small Shape Clustering
191 [23:22:03] Phase 3.3.2 Flow Legalize Slice Clusters
192 [23:22:03] Phase 3.3.3 Slice Area Swap
193 [23:25:03] Phase 3.4 Place Remaining
194 [23:25:03] Phase 3.5 Re—assign LUT pins
195 [23:25:38] Phase 3.6 Pipeline Register Optimization
196 [23:25:38] Phase 3.7 Fast Optimization
197 [23:27:59] Phase 4 Post Placement Optimization and Clean-Up
198 [23:27:59] Phase 4.1 Post Commit Optimization
199 [23:32:06] Phase 4.1.1 Post Placement Optimization
200 [23:32:42] Phase 4.1.1.1 BUFG Insertion
201 [23:32:42] Phase 1 Physical Synthesis Initialization
```

```
202 [23:33:52] Phase 4.1.1.2 BUFG Replication
203 [23:35:03] Phase 4.1.1.3 Replication
204 [23:38:01] Phase 4.2 Post Placement Cleanup
205 [23:38:36] Phase 4.3 Placer Reporting
206 [23:38:36] Phase 4.3.1 Print Estimated Congestion
207 [23:39:11] Phase 4.4 Final Placement Cleanup
208 [00:07:01] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 33m 33s
209
210
      [00:07:01] Starting logic routing ...
211
      [00:09:22] Phase 1 Build RT Design
212 [00:14:04] Phase 2 Router Initialization
213
      [00:14:04] Phase 2.1 Fix Topology Constraints
214 [00:14:39] Phase 2.2 Pre Route Cleanup
215 [00:14:39] Phase 2.3 Global Clock Net Routing
216
      [00:15:50] Phase 2.4 Update Timing
217|
      [00:21:43] Phase 2.5 Update Timing for Bus Skew
218 [00:21:43] Phase 2.5.1 Update Timing
219 [00:24:40] Phase 3 Initial Routing
220 [00:24:40] Phase 3.1 Global Routing
\bar{2}21
      [00:27:01] Phase 4 Rip-up And Reroute
222
      [00:27:01] Phase 4.1 Global Iteration 0
223
      [00:38:14] Phase 4.2 Global Iteration 1
224
      [00:44:11] Phase 4.3 Global Iteration 2
225
      [00:46:34] Phase 5 Delay and Skew Optimization
226
      [00:46:34] Phase 5.1 Delay CleanUp
227
      [00:46:34] Phase 5.1.1 Update Timing
228 [00:50:07] Phase 5.2 Clock Skew Optimization
229
      [00:50:07] Phase 6 Post Hold Fix
230 [00:50:07] Phase 6.1 Hold Fix Iter
231
      [00:50:07] Phase 6.1.1 Update Timing
232
      [00:53:05] Phase 7 Route finalize
233 [00:53:05] Phase 8 Verifying routed nets
234
      [00:53:40] Phase 9 Depositing Routes
235
      [00:55:26] Phase 10 Route finalize
236|
      [00:55:26] Phase 11 Post Router Timing
237
      [00:58:21] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 51m 19s
238
239
      [00:58:21] Starting bitstream generation..
240 [01:55:05] Creating bitmap...
241 02:20:29 Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
242 [02:20:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 22m 08s
243 [02:21:52] Run vpl: Step impl: Completed
244 [02:21:56] Run vpl: FINISHED. Run Status: impl Complete!
245 INFO: [v++ 60-1441] [02:22:18] Run run_link: Step vpl: Completed
246 Time (s): cpu = 00:08:48; elapsed = 05:53:57. Memory (MB): peak = 1585.129; gain = 0.000; free
             physical = 461579 ; free virtual = 486671
247 NFO: [v++ 60-1443] [02:22:18] Run run_link: Step rtdgen: Started
248 INFO: [v++ 60-1453] Command Line: rtdgen
249 INFO: [v++ 60-1454] Run Directory:
             /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
             {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
250 INFO: [v++60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name
              'DATA CLK' in the xclbin
      \overline{\text{INFO:}} [v+60-991] \text{ clock name 'clkwiz kernel2 clk out1' (clock ID '1') is being mapped to clock name}
              'KERNEL CLK' in the xclbin
252
      INFO: [v++60-1230] The compiler selected the following frequencies for the runtime controllable
             kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300,
             Kernel~(KERNEL)~clock:~clkwiz\_kernel2\_clk\_out1~=~500
253 NFO: [v++ 60-1453] Command Line: cf2sw -a
             /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/lines/vivado\_rtl\_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/lines/vivado\_rtl_kernel/li
             rtl kernel wizard 0 ex/exports/ x/link/int/address map.xml -sdsl
             /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
             rtl_kernel_wizard_0_ex/exports/_x/link/int/sdsl.dat -xclbin
             /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
             rtl_kernel_wizard_0_ex/exports/_x/link/int/xclbin_orig.xml -rtd
             /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
             rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.rtd -o
             /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc.xml
254 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
255 INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:
             /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc.rtd
256 INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
             system Diagram Output File Path:
             /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/systemDiagramModelSlrBaseAddress.json
257 INFO: v++60-1618 Launching
258 INFO: [v++ 60-1441] [02:22:26] Run run link: Step rtdgen: Completed
```

```
259|{
m Time} (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
                                  {\tt physical} \, = \, 461569 \; \; ; \; \; {\tt free} \; \; {\tt virtual} \, = \, 486660
260 NFO: [v++ 60-1443] [02:22:26] Run run_link: Step xclbinutil: Started
261 INFO: [v++ 60-1453] Command Line: xclbinutil —add-section
                                 rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/debug\_ip\_layout.rtd ---add-section
                                  BITSTREAM: RAW: / iu\_home / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / alveo\_lab1\_kernels / vivado\_rtl\_kernel / alveo\_lab1\_kernels / alveo\_lab1
                                  rtl_kernel_wizard_0_ex/exports/_x/link/int/partial.bit —force —target hw —key-value
                                  SYS: dfx enable: true —add-section
                                 :JSON:/iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
                                   rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.rtd —append-section
                                  : JSON: / iu\_home / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / label / label
                                  rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/appendSection.rtd ---add-section
                                 {\tt CLOCK\_FREQ\_TOPOLOGY: JSON:/iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/lockspace/iu7\_substantial and the properties of the
                                  {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc\_xml.rtd\_-add-section}
                                 BUILD\_METADATA: JSON: / iu\_home / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / vivado\_rtl\_kernel / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / iu7041 / workspace / iu7\_52b\_11 / Alveo\_lab1\_kernels / iu7041 / workspace / iu7041 / workspace
                                   {\tt rtl \ kernel \ wizard \ 0 \ ex/exports/ \ x/link/int/rtl \ kernel \ wizard \ 0 \ vinc \ build.rtd \ --add-section } 
                                  \underline{\text{EMBEDDED\_METADATA}}. \underline{\text{RAW:}} / \underline{\text{iu\_home}} / \underline{\text{iu7041/workspace}} / \underline{\text{iu7}} - \underline{\text{52b\_11/Alveo\_lab1\_kernels}} / \underline{\text{vivado\_rtl\_kernel/iu7}} / \underline{\text{kernel}} / \underline{\text{vivado\_rtl\_kernel/iu7}} / \underline{\text{kernel}} / \underline{\text{vivado\_rtl\_kernel/iu7}} / \underline{\text{kernel/iu7}} / \underline{\text{kernel/i
                                  rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc.xml ---add-section
                                 {\tt SYSTEM\_METADATA:RAW:/iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/linearing} \\
                                  rtl kernel wizard 0 ex/exports/ x/link/int/systemDiagramModelSlrBaseAddress.json —output
                                   /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                                  {\tt rtl\_kernel\_wizard\_0\_ex/exports/rtl\_kernel\_wizard\_0\_vinc.xclbin}
262 | INFO: [v++ 60-1454] Run Directory:
                                  /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                                  {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
263 XRT Build Version: 2.8.743 (2020.2)
264
                                           Build Date: 2020-11-16 00:19:11
265
                                                   Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
266 Creating a default 'in-memory' xclbin image.
267
268 Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
269 Size : 440 bytes
270 Format : JSON
271| File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                                  {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/debug\_ip\_layout.rtd'}
272
273
                 Section: 'BITSTREAM'(0) was successfully added.
274 Size : 42135954 bytes
275 Format : RAW
276 File
                                       : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                                 rtl kernel wizard 0 ex/exports/ x/link/int/partial.bit '
277
278 Section: 'MEM_TOPOLOGY'(6) was successfully added.
279 Format : JSON
280 File : 'mem_topology'
281
282 Section: 'IP_LAYOUT'(8) was successfully added.
283 Format : JSON
284 File : 'ip_layout'
 285
286 | Section: 'CONNECTIVITY'(7) was successfully added.
287 Format : JSON
288 File : 'connectivity '
289
290 | Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
291 | Size : 274 bytes
292 Format : JSON
293 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
                                 rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc\_xml.rtd'
294
295
                Section: 'BUILD METADATA' (14) was successfully added.
296 Size : 2966 bytes
297 Format : JSON
298
                                         : \ '/iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                                 rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc_build.rtd'
299
300| Section: 'EMBEDDED_METADATA'(2) was successfully added.
301 | Size : 2779 bytes
302 Format : RAW
rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/rtl\_kernel\_wizard\_0\_vinc.xml'
304
305 Section: 'SYSTEM METADATA'(22) was successfully added.
306 Size : 5666 bytes
307 Format : RAW
308 | File
                                       : \ '/iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
                                  rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/int/systemDiagramModelSlrBaseAddress.json'
309
```

```
310 | Section: 'IP LAYOUT'(8) was successfully appended to.
311 Format : JSON
312 | File : 'ip_layout'
313 Successfully wrote (42158078 bytes) to the output file:
         /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
         {\tt rtl\_kernel\_wizard\_0\_ex/exports/rtl\_kernel\_wizard\_0\_vinc.xclbin}
314 Leaving xclbinutil.
315 NFO: [v++ 60-1441] [02:22:28] Run run link: Step xclbinutil: Completed
316 Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
         {\tt physical} \, = \, 461529 \ ; \ {\tt free} \ {\tt virtual} \, = \, 486661
317 INFO: [v++ 60-1443] [02:22:28] Run run_link: Step xclbinutilinfo: Started
318 INFO: [v++ 60-1453] Command Line: xclbinutil —quiet —force —info
         /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
         rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin.info —input/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
         rtl kernel wizard 0 ex/exports/rtl kernel wizard 0 vinc.xclbin
319 INFO: [v++ 60-1454] Run Directory:
         /iu\_home/iu7041/workspace/iu7\_52b\_11/Alveo\_lab1\_kernels/vivado\_rtl\_kernel/
         {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
320 NFO: [v++ 60-1441] [02:22:29] Run run_link: Step xclbinutilinfo: Completed
321 Time (s): cpu = 00:00:01; elapsed = 00:00:02. Memory (MB): peak = 1585.129; gain = 0.000; free
        {\tt physical} \, = \, 461524 \ ; \ {\tt free} \ {\tt virtual} \, = \, 486655
322 NFO: [v++ 60-1443] [02:22:29] Run run_link: Step generate_sc_driver: Started
323 INFO: [v++ 60-1453] Command Line:
324 INFO: [v++ 60-1454] Run Directory:
         /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
         {\tt rtl\_kernel\_wizard\_0\_ex/exports/\_x/link/run\_link}
325 NFO: [v++ 60-1441] [02:22:29] Run run_link: Step generate_sc_driver: Completed
326 Time (s): cpu = 00:00:00.01; elapsed = 00:00:00.04. Memory (MB): peak = 1585.129; gain = 0.000;
         free physical = 461523 ; free virtual = 486655
327 INFO: [v++ 60-244] Generating system estimate report..
328 INFO: [v++ 60-1092] Generated system estimate report:
         /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
         rtl\_kernel\_wizard\_0\_ex/exports/\_x/reports/link/system\_estimate\_rtl\_kernel\_wizard\_0\_vinc.xtxt
{\tt rtl\_kernel\_wizard\_0\_ex/exports/rtl\_kernel\_wizard\_0\_vinc.ltx}
330 INFO: [v++ 60-586] Created rtl_kernel_wizard_0_vinc.xclbin
331 INFO: [v++ 60-1307] Run completed. Additional information can be found in:
332
        Guidance: /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/reports/link/v++\_link\_rtl\_kernel\_wizard\_0\_vinc\_guidance.html
333
        Timing Report: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
             rtl_kernel_wizard_0_ex/exports/_x/reports/link/imp/ impl_1
             __xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
334
        Vivado Log: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
            rtl kernel wizard 0 ex/exports/ x/logs/link/vivado.log
335
        Steps Log File: /iu home/iu7041/workspace/iu7 52b 11/Alveo lab1 kernels/vivado rtl kernel/
             rtl\_kernel\_wizard\_0\_ex/exports/\_x/logs/link/link.steps.log
336
337
    INFO: [v++60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run
         the following command.
338
        rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin.link_summary
339 INFO: [v++ 60-791] Total elapsed time: 5h 55m 47s
340 INFO: [v++ 60-1653] Closing dispatch client.
```

ПРИЛОЖЕНИЕ В

СОДЕРЖИМОЕ XCLBIN.INFO-ФАЙЛА

Листинг В.1 — Содержимое xclbin.info-файла

```
\frac{1}{2} \frac{3}{3} \frac{4}{4} \frac{5}{5} \frac{6}{7}
    XRT Build Version: 2.8.743 (2020.2)
            Build Date: 2020-11-16 00:19:11
                Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
    xclbin Information
 8 9
                                    v++ (2020.2) on 2020-11-18-05:13:29
       Generated by:
       Version:
                                     2.8.743
10
        Kernels:
                                     rtl_kernel_wizard_0
11
       Signature:
12
                                     Bitstream
       Content:
13
       UUID (xclbin):
                                     2\,b3110c6\!-\!decb\!-\!4dbb\!-\!b638\!-\!a8e10\,a7fb0e4
14
        Sections:
                                    DEBUG IP LAYOUT, BITSTREAM, MEM TOPOLOGY, IP LAYOUT,
15
                                    CONNECTIVITY, CLOCK FREQ TOPOLOGY, BUILD METADATA,
16
                                    {\tt EMBEDDED\_METADATA}, \ {\tt SYSTEM\_METADATA},
\overline{17}
                                    GROUP_CONNECTIVITY, GROUP_TOPOLOGY
18
19
    Hardware Platform (Shell) Information
20
2\dot{1}
       Vendor:
                                     xilinx

  \begin{array}{c}
    \hline{22} \\
    \hline{23} \\
    \hline{24} \\
    \hline{25}
  \end{array}

       {\bf Board:}
                                     u200
       Name:
                                    xdma
                                     201830.2
       Version:
       Generated Version:
                                     Vivado 2018.3 (SW Build: 2568420)
26
27
28
       Created:
                                    Tue Jun 25 06:55:20 2019
       FPGA Device:
                                     xcu200
       Board Vendor:
                                    xilinx.com
\frac{29}{30}
       Board Name:
                                     xilinx.com:au200:1.0
       Board Part:
                                    xilinx.com:au200:part0:1.0
31
       Platform VBNV:
                                    xilinx u200 xdma 201830 2
        Static UUID:
                                     c102e7af-b2b8-4381-992b-9a00cc3863eb
33
34
       Feature ROM TimeStamp: 1561465320
35
    Clocks
36
37
38
       Name:
                     DATA_CLK
       {\tt Index}:
39
                    DATA
       Type:
40
       Frequency: 300 MHz
41
42
                     KERNEL_CLK
43
       Index:
44
                    KERNEL
       Type:
45
       Frequency: 500 MHz
46
47
    Memory Configuration
48
49
       Name:
                         bank0
50
       {\tt Index}:
51
                        MEM_DDR4
       Type:
       Base Address: 0x4000000000
53
54
       Address Size: 0x400000000
       Bank Used:
55
56
       Name:
                        bank1
57
58
       Index:
       Type:
                        MEM DDR4
59
       Base Address: 0x5000000000
       Address Size: 0x400000000
61
       Bank Used:
                        No
62
63
       Name:
                         bank2
64
       Index:
65
                        MEM DDR4
       Type:
66
       Base Address: 0x6000000000
67
        Address Size: 0x400000000
        Bank Used:
69
       Name:
                         bank3
```

```
71
72
73
74
75
76
77
78
79
80
81
      Index:
                   3
      Type:
                  MEM DDR4
      Base Address: 0x7000000000
      Address Size: 0x400000000
      Bank Used:
                  No
                  PLRAM[0]
      Index:
                  MEM DRAM
      Type:
      Base Address: 0x3000000000
      Address Size: 0x20000
82
83
      Bank Used:
84
                  PLRAM[1]
      Name:
 85
      Index:
 86
      Type:
                  MEM DRAM
87
      Base Address: 0x3000200000
88
      Address Size: 0x20000
89
      Bank Used:
90
 91
                  PLRAM[2]
      Name:
 92
      Index:
                  6
9\bar{3}
      Type:
                  MEM_DRAM
94
      Base Address: 0x3000400000
 95
      Address Size: 0x20000
96
      Bank Used:
                 Nο
97
98
    Kernel: rtl kernel wizard 0
99
100
    Definition
101
102
      Signature: rtl kernel wizard 0 (uint scalar00, int* axi00 ptr0)
103
104
105
106
      \quad \text{Port}:
                   s axi control
107
      Mode:
                   slave
108
      Range (bytes): 0x1000
109
      Data Width:
                   32 bits
110
      Port Type:
                   addressable
111
112
      Port:
                   m00_axi
113
      Mode:
                    master
      114
115
      Data Width:
                   512 bits
      Port Type:
116
                   addressable
117
118
119
   Instance: vinc0
120
      Base Address: 0x1e00000
121
122
      Argument:
123
      Register Offset: 0x010
124
      Port:
                       s_axi_control
125
      {\bf Memory:}
                       <not applicable>
126
127
                       axi00\_ptr0
      Argument:
128
      Register Offset: 0x018
129
      Port:
                       m00\_axi
130
                       bank2 (MEM_DDR4)
      {\bf Memory:}
131
132
    Generated By
133
134
135
       Version:
                   2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
136
      Command \ \ Line: \ \ v++--config \ \ rtl\_kernel\_wizard\_0.cfg \ \ ---connectivity.nk \ \ rtl\_kernel\_wizard\_0:1:vinc0
          rtl kernel wizard 0 vinc.xclbin — platform xilinx u200 xdma 201830 2 — report level 0 — target
          \verb|run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore ---vivado.prop|
          \verb|run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED= true ---vivado.prop|
          \verb"run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore"
137
      Options:
                   -config rtl_kernel_wizard_0.cfg
138
                   --connectivity.nk \ rtl\_kernel\_wizard\_0:1:vinc0
139
                   -connectivity.slr vinc0:SLR2
140
                   --connectivity.sp\ vinc0.m00\_axi:DDR[2]
141
                   --connectivity.sp vinc0.m00_axi:PLRAM[0]
```

```
142
143
144
145
                      ——link
                       -output rtl_kernel_wizard_0_vinc.xclbin
146
                      --platform xilinx\_u200\_xdma\_201830\_2
147
148
                      report_level 0
-target hw
149
150
                      --vivado.prop \ run.impl\_1.STEPS.OPT\_DESIGN.ARGS.DIRECTIVE=Explore
                      --vivado.prop - run.impl\_1.STEPS.PLACE\_DESIGN.ARGS.DIRECTIVE=Explore
151
                      --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
152
                      -- vivado.prop run.impl\_1.STEPS.PHYS\_OPT\_DESIGN.ARGS.DIRECTIVE = Aggressive Explore
153
                      -vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
154
155 User Added Key Value Pairs
157
158
       <empty>
```