

## СОДЕРЖАНИЕ

Введение.....	3
1.1 Функциональная схема разрабатываемой аппаратной системы	4
1.2 Изучение работа шины AXI.....	4
1.3 Сборка проекта.....	7
1.4 Запуск программного обеспечения на хост-системе.....	7
Ответы на контрольные вопросы.....	10
Список использованных источников.....	12
Приложение А Содержимое файла host_example.cpp.....	13
Приложение Б Содержимое log-файла.....	18
Приложение В Содержимое xclbin.info-файла.....	25

# ВВЕДЕНИЕ

Целью данной работы является изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

Для достижения данной цели необходимо выполнить следующие задачи:

- изучить основные сведения о платформе Xilinx Alveo U200;
- разработать RTL<sup>1</sup> описание ускорителя вычислений по индивидуальному варианту;
- выполнить генерацию ядра ускорителя;
- выполнить синтез и сборку бинарного модуля ускорителя;
- разработать и отладить тестирующее программное обеспечение на серверной хост-платформе;
- провести тесты работы ускорителя вычислений.

---

<sup>1</sup>Register Transfer Language — язык регистровых передач

## 1.1 Функциональная схема разрабатываемой аппаратной системы

## 1.2 Изучение работа шины AXI

В соответствии с 11 вариантом требовалось реализовать функцию в соответствии с (формулой 1.1). Константа 25 в изначальном варианте была записана в обратном порядке байтов (строка 5 листинга 1.1).

$$R[i] = 25 + A[i]/2 \quad (1.1)$$

Листинг 1.1 — Изменный код модуля  
rtl\_kernel\_wizard\_0\_example\_adder.v

```
1 module rtl_kernel_wizard_0_example_adder #(
2     parameter integer C_AXIS_TDATA_WIDTH = 512, // Data width of both input
        and output data
3     parameter integer C_ADDER_BIT_WIDTH = 32,
4     parameter integer C_NUM_CLOCKS = 1,
5     parameter integer USER_CONSTANT = 32'h98000000 // little endian
        25 const
6 )
7 ...
8 localparam integer LP_NUM_LOOPS = C_AXIS_TDATA_WIDTH/C_ADDER_BIT_WIDTH;
9 localparam LP_CLOCKING_MODE = C_NUM_CLOCKS == 1 ? "common_clock" :
10 ...
11 // Register s_axis_interface/inputs
12 always @(posedge s_axis_aclk) begin
13     ...
14     d1_constant <= ctrl_constant;
15 end
16 // Adder function
17 always @(posedge s_axis_aclk) begin
18     for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
19         d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <=
            d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH]/2 + USER_CONSTANT;
20     end
21 end
22 ...
23 endmodule
24 `default_nettype wire
```

Далее приведены диаграммы, иллюстрирующие процесс рукопожатия и пакетного чтения.

Чтобы указать завершение пакетного чтения и записи, устройство использует сигнал RLAST. На диаграмме этого нельзя увидеть, так как изначально было указано малое время симуляции.

Ниже на рисунке 1.1 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.1 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.2 приведена транзакция записи результата инкремента данных на шине AXI4 MM. Видно, что каждое прочитанное значение было инкрементировано.




Рисунок 1.2 — Транзакция записи результата инкремента данных на шине AXI4 MM

Ниже на рисунке 1.3 приведен фрагмент кода модуля tl\_kernel\_wizard\_0\_example\_adder.v (до изменения) с выполнением инкрементирования данных.

```

d1_constant <= ctrl_constant;
end

// Adder function
always @(posedge s_axis_aclk) begin
  for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
    d2_tdata[i*C_ADDER_BIT_WIDTH+C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+C_ADDER_BIT_WIDTH] + d1_constant;
  end
end

// Register inputs to fifo
always @(posedge s_axis_aclk) begin

```

Рисунок 1.3 — Код модуля `tl_kernel_wizard_0_example_adder.v` с выполнением инкрементирования данных

Теперь изменим модуль `rtl_kernel_wizard_0_example_adder.v`, чтобы ускоритель выполнял предложенную функцию. Ниже на рисунке 1.4 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.




Рисунок 1.4 — Транзакция чтения данных вектора на шине AXI4 MM из DDR памяти.

Ниже на рисунке 1.5 приведена транзакция записи измененных данных.




Рисунок 1.5 — Транзакция записи результата выполнения функции

К сожалению, последняя симуляция была выполнена уже после сборки проекта.

### 1.3 Сборка проекта

Ниже в листинге 1.2 приведено содержимое конфигурационного файла. В соответствии с вариантом требовалось использовать регионы SLR2 и DDR[2].

Листинг 1.2 — Содержимое конфигурационного файла

```
1 [connectivity]
2 nk=rtl_kernel_wizard_0:1:vinc0
3 slr=vinc0:SLR2
4 sp=vinc0.m00_axi:DDR[2]
5 sp=vinc0.m00_axi:PLRAM[0]
6
7 [vivado]
8 prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
9 prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
10 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
11 prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
12 prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Содержимое файлов `v++*.log` и `*.xclbin.info`. приведено в приложениях Б и В.

### 1.4 Запуск программного обеспечения на хост-системе

Ниже, в листинге 1.3 приведены измененные части кода модифицированного модуля `host_example.cpp`.

Листинг 1.3 — Модуль `host_example.cpp`

```
1 ...
2 // Fill our data sets with pattern
3 h_data = (cl_uint*)aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH *
4     sizeof(cl_uint));
5 for (cl_uint i = 0; i < MAX_LENGTH; i++) {
6     h_data[i] = i; // Пусть присвоим элементам массива их индексы
7     h_axi00_ptr0_output[i] = 0;
8 }
9 ...
10 for (cl_uint i = 0; i < number_of_words; i++) {
11     if ((h_data[i]/2 + 25) != h_axi00_ptr0_output[i]) {
12         printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
13             (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n",
```

```

12         i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i],
13         h_axi00_ptr0_output[i]);
14     check_status = 1;
15 }
16 // printf("i=%d, input=%d, output=%d\n", i, h_data[i]/2 + 25,
17 // h_axi00_ptr0_output[i]);
18 }
19 ...
20 } // end of main

```

Автору отчета не удалось, к сожалению, разобраться с графическим интерфейсом программы Xilinx Vitis IDE для настройки конфигурации отладочной сессии, поэтому решено было воспользоваться утилитой xgdb [2]. Ниже на рисунке 1.6 приведены результаты первого запуска.

```

ERROR in rtl_kernel_wizard_0::m00_axi - array index 4081 (host addr 0x3fc7) - input=4081 (0xff1), output=-1744828424 (0x980007f0)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4082 (host addr 0x3fc8) - input=4082 (0xff2), output=-1744828423 (0x980007f9)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4083 (host addr 0x3fcc) - input=4083 (0xff3), output=-1744828423 (0x980007f9)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4084 (host addr 0x3fd0) - input=4084 (0xff4), output=-1744828422 (0x980007fa)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4085 (host addr 0x3fd4) - input=4085 (0xff5), output=-1744828422 (0x980007fa)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4086 (host addr 0x3fd8) - input=4086 (0xff6), output=-1744828421 (0x980007fb)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4087 (host addr 0x3fdc) - input=4087 (0xff7), output=-1744828421 (0x980007fb)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4088 (host addr 0x3fe0) - input=4088 (0xff8), output=-1744828420 (0x980007fc)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4089 (host addr 0x3fe4) - input=4089 (0xff9), output=-1744828420 (0x980007fc)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4090 (host addr 0x3fe8) - input=4090 (0xffa), output=-1744828419 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4091 (host addr 0x3fec) - input=4091 (0xffb), output=-1744828419 (0x980007fd)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4092 (host addr 0x3ff0) - input=4092 (0xffc), output=-1744828418 (0x980007fe)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4093 (host addr 0x3ff4) - input=4093 (0xffd), output=-1744828418 (0x980007fe)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4094 (host addr 0x3ff8) - input=4094 (0xffe), output=-1744828417 (0x980007ff)
ERROR in rtl_kernel_wizard_0::m00_axi - array index 4095 (host addr 0x3ffc) - input=4095 (0xfff), output=-1744828417 (0x980007ff)
ERROR: Test failed
[Thread 0x7ffff4f2d700 (LWP 62581) exited]
[Thread 0x7ffff5b2f700 (LWP 62569) exited]
[Thread 0x7ffffdfbf700 (LWP 62587) exited]
[Thread 0x7ffffee7fc700 (LWP 62586) exited]
[Thread 0x7ffffeeffd700 (LWP 62585) exited]
[Thread 0x7ffffef7fe700 (LWP 62584) exited]
[Thread 0x7ffffeffff700 (LWP 62583) exited]
Inferior 1 (process 62561) exited with code 01

```

Рисунок 1.6 — Результаты тестирования

Ошибки. Много ошибок. Тестирование показало, что записывать константу 25 в обратном порядке байт не требовалось. Чтобы заного не пересобировать проект, изменил проверочное условие (листинг 1.4). Все содержимое файла приведено в приложении А.

Листинг 1.4 — Содержимое файла host\_example.cpp

```

1     ...
2     for (cl_uint i = 0; i < number_of_words; i++) {
3         if ((h_data[i]/2 + 0x98000000) != h_axi00_ptr0_output[i]) {
4             printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d
                    (host addr 0x%03x) - input=%d (0x%x), output=%d (0x%x)\n",
                    i, i*4, h_data[i], h_data[i], h_axi00_ptr0_output[i],
                    h_axi00_ptr0_output[i]);
5             check_status = 1;

```



```

6      }
7      // printf("i=%d, input=%d, output=%d\n", i, h_data[i]/2 +
        0x98000000, h_axi00_ptr0_output[i]);
8  }
9  ...
10 } // end of main

```

Ниже на рисунке 1.7 приведены результаты тестирования.

```

iu7041@dl580:~/workspace/lu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_ex/exports$ xgdb --a
rgs rtl_kernel_wizard_0_host_example.exe rtl_kernel_wizard_0_vinc.xclbin
GNU gdb (GDB) 9.2
Copyright (C) 2020 Free Software Foundation, Inc.
License GPLv3+: GNU GPL version 3 or later <http://gnu.org/licenses/gpl.html>
This is free software: you are free to change and redistribute it.
There is NO WARRANTY, to the extent permitted by law.
Type "show copying" and "show warranty" for details.
This GDB was configured as "x86_64-pc-linux-gnu".
Type "show configuration" for configuration details.
For bug reporting instructions, please see:
<http://www.gnu.org/software/gdb/bugs/>.
Find the GDB manual and other documentation resources online at:
<http://www.gnu.org/software/gdb/documentation/>.

For help, type "help".
Type "apropos word" to search for commands related to "word"...
Reading symbols from rtl_kernel_wizard_0_host_example.exe...
(gdb) run
Starting program: /iu_home/lu7041/workspace/lu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/rtl_kernel_wizard_0_e
x/exports/rtl_kernel_wizard_0_host_example.exe rtl_kernel_wizard_0_vinc.xclbin
[Thread debugging using libthread_db enabled]
Using host libthread_db library "/lib/x86_64-linux-gnu/libthread_db.so.1".
[New Thread 0x7ffff5b2f700 (LWP 30718)]
INFO: Found 1 platforms
INFO: Selected platform 0 from Xilinx
INFO: Found 1 devices
CL_DEVICE_NAME xilinx_u200_xdma_201830_2
Selected xilinx_u200_xdma_201830_2 as the target device
INFO: loading xclbin rtl_kernel_wizard_0_vinc.xclbin
[New Thread 0x7ffff4f2d700 (LWP 30794)]
[New Thread 0x7ffffefff700 (LWP 30797)]
[New Thread 0x7ffffef7fe700 (LWP 30798)]
[New Thread 0x7ffffeeffd700 (LWP 30800)]
[New Thread 0x7ffffee7fc700 (LWP 30801)]
[New Thread 0x7ffffefffb700 (LWP 30802)]
INFO: Test completed successfully.
[Thread 0x7ffff4f2d700 (LWP 30794) exited]
[Thread 0x7ffff5b2f700 (LWP 30718) exited]
[Thread 0x7ffffefffb700 (LWP 30802) exited]
[Thread 0x7ffffee7fc700 (LWP 30801) exited]
[Thread 0x7ffffeeffd700 (LWP 30800) exited]
[Thread 0x7ffffef7fe700 (LWP 30798) exited]
[Thread 0x7ffffefff700 (LWP 30797) exited]
[Inferior 1 (process 30670) exited normally]
(gdb)

```

Рисунок 1.7 — Результаты тестирования



## **Ответы на контрольные вопросы**

### **1. Преимущества и недостатки XDMA и QDMA платформ**

Недостатки использования XDMA:

- Большая латентность и меньшая пропускная способность за счет того, что данные сначала должны быть перемещены в память ускорителя.

Преимущества использования QDMA:

- предоставляет прямое потоковое соединение с низкой задержкой и большой пропускной способностью между хостом и ядрами;
- позволяет передавать поток данных непосредственно в логику FPGA параллельно с их обработкой.

### **2. Последовательность действий, необходимых для инициализации ускорителя со стороны хост-системы**

1. С помощью вызова `clGetPlatformIDs` хост получает все платформы.
2. С помощью вызова `clGetPlatformInfo` хост получает имя платформы и затем выбирает платформу Xilinx.
3. С помощью вызова `clGetDeviceIDs` хост получает ID устройства.
4. С помощью вызова `clGetDeviceInfo` хост получает информацию об устройстве.
5. С помощью вызова `clCreateContext` создается контекст для переменных.
6. С помощью вызова `clCreateCommandQueue` создается команда для устройство-ускорителя.

### **3. Процедура запуска задания на исполнения в ускорительном ядре VINC**

1. С помощью вызова `load_file_to_memory` (см. приложение А) данные, бинарный поток (данные из \*.xclbin), копируются из ОЗУ в локальную память ускорителя посредством DMA.

2. По итогу выполнения `clCreateProgramWithBinary`, `clBuildProgram` и `clCreateKernel` создается исполняемый файл (уже в памяти устройства-ускорителя).

3. С помощью `clCreateBuffer` и `clEnqueueWriteBuffer` данные, подлежащие обработке, копируются из ОЗУ в локальную память ускорителя посредством DMA (с помощью второй команды осуществляется передача указателей на начало буферов исходных операндов).

4. С помощью двух вызовов `clSetKernelArg` указываются параметры (в данном случае это `d_scalar00` и `d_axi00_ptr0`).

5. С помощью команды `clEnqueueNDRangeKernel` запускается исполнение ядра (программы на ускорителе).

6. С помощью команды `clEnqueueReadBuffer` выполняется чтение готовых данных.

#### **4. Процесс линковки на основании содержимого log-файла**

Процесс сборки состоит из шести этапов (фаз).

1. Анализ конфигурационного файла, анализ профиля устройства, поиск необходимых аппаратных компонентов, интерфейсов;

2. FPGA linking synthesized kernels to platform (Block-level synthesis, Top-level synthesis);

3. FPGA logic optimization (минимизация логики (булевой) для оптимизации площади, минимизации задержек);

4. FPGA logic placement (Преобразование булевых уравнений в схему логики ПЛИС. Выбор конкретного места для каждого логического блока в ПЛИС);

5. FPGA routing (разводка [создание соединений между логическими блоками]);

6. FPGA bitstream generation (генерирование файла с программной информацией для отправки его на ПЛИС [\* .xclbin файл]);

## СПИСОК ИСПОЛЬЗОВАННЫХ ИСТОЧНИКОВ

1. Verilog Basics Part-I. [Электронный ресурс]. URL : <http://www.asic-world.com/systemverilog/basic1.html> (Дата обращения 14.11.2021). Текст электронный

2. Vitis Unified Software Development Platform 2021.1 Documentation . [Электронный ресурс]. URL : [https://www.xilinx.com/html\\_docs/xilinx2021\\_1/vitis\\_doc/debuggingapplicationskernels.html#rjl1538574380183](https://www.xilinx.com/html_docs/xilinx2021_1/vitis_doc/debuggingapplicationskernels.html#rjl1538574380183) (Дата обращения 14.11.2021). Текст электронный

# ПРИЛОЖЕНИЕ А

## СОДЕРЖИМОЕ ФАЙЛА HOST\_EXAMPLE.CPP

Листинг А.1 — Содержимое файла host\_example.cpp

```
1 // This is a generated file. Use and modify at your own risk.
2 ///////////////////////////////////////////////////////////////////
3
4 /*****
5 Vendor: Xilinx
6 Associated Filename: main.c
7 #Purpose: This example shows a basic vector add +1 (constant) by manipulating
8 #         memory inplace.
9 *****/
10
11 #include <fcntl.h>
12 #include <stdio.h>
13 #include <iostream>
14 #include <stdlib.h>
15 #include <string.h>
16 #include <math.h>
17 #ifdef _WINDOWS
18 #include <io.h>
19 #else
20 #include <unistd.h>
21 #include <sys/time.h>
22 #endif
23 #include <assert.h>
24 #include <stdbool.h>
25 #include <sys/types.h>
26 #include <sys/stat.h>
27 #include <CL/opencl.h>
28 #include <CL/cl_ext.h>
29 #include "xclhal2.h"
30
31 ///////////////////////////////////////////////////////////////////
32
33 #define NUM_WORKGROUPS (1)
34 #define WORKGROUP_SIZE (256)
35 #define MAX_LENGTH 8192
36 #define MEM_ALIGNMENT 4096
37 #if defined(VITIS_PLATFORM) && !defined(TARGET_DEVICE)
38 #define STR_VALUE(arg)      #arg
39 #define GET_STRING(name) STR_VALUE(name)
40 #define TARGET_DEVICE GET_STRING(VITIS_PLATFORM)
41 #endif
42
43 ///////////////////////////////////////////////////////////////////
44
45 cl_uint load_file_to_memory(const char *filename, char **result)
46 {
47     cl_uint size = 0;
48     FILE *f = fopen(filename, "rb");
49     if (f == NULL) {
50         *result = NULL;
51         return -1; // -1 means file opening fail
52     }
53     fseek(f, 0, SEEK_END);
54     size = ftell(f);
55     fseek(f, 0, SEEK_SET);
56     *result = (char *)malloc(size+1);
57     if (size != fread(*result, sizeof(char), size, f)) {
58         free(*result);
59         return -2; // -2 means file reading fail
60     }
61     fclose(f);
62     (*result)[size] = 0;
63     return size;
64 }
65
66 int main(int argc, char** argv)
67 {
68
69     cl_int err;                                // error code returned from api calls
70     cl_uint check_status = 0;
```

```

71 const cl_uint number_of_words = 4096; // 16KB of data
72
73
74 cl_platform_id platform_id;           // platform id
75 cl_device_id device_id;               // compute device id
76 cl_context context;                   // compute context
77 cl_command_queue commands;            // compute command queue
78 cl_program program;                   // compute programs
79 cl_kernel kernel;                     // compute kernel
80
81 cl_uint* h_data;                       // host memory for input vector
82 char cl_platform_vendor[1001];
83 char target_device_name[1001] = TARGET_DEVICE;
84
85 cl_uint* h_axi00_ptr0_output = (cl_uint*)aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH *
86     sizeof(cl_uint)); // host memory for output vector
87 cl_mem d_axi00_ptr0;                  // device memory used for a vector
88
89 if (argc != 2) {
90     printf("Usage: %s xclbin\n", argv[0]);
91     return EXIT_FAILURE;
92 }
93
94 // Fill our data sets with pattern
95 h_data = (cl_uint*)aligned_alloc(MEM_ALIGNMENT, MAX_LENGTH * sizeof(cl_uint));
96 for (cl_uint i = 0; i < MAX_LENGTH; i++) {
97     h_data[i] = i; // Здесь задаются входные значения
98     h_axi00_ptr0_output[i] = 0;
99 }
100
101 // Get all platforms and then select Xilinx platform
102 cl_platform_id platforms[16];          // platform id
103 cl_uint platform_count;
104 cl_uint platform_found = 0;
105 err = clGetPlatformIDs(16, platforms, &platform_count);
106 if (err != CL_SUCCESS) {
107     printf("ERROR: Failed to find an OpenCL platform!\n");
108     printf("ERROR: Test failed\n");
109     return EXIT_FAILURE;
110 }
111 printf("INFO: Found %d platforms\n", platform_count);
112
113 // Find Xilinx Platform
114 for (cl_uint iplat=0; iplat<platform_count; iplat++) {
115     err = clGetPlatformInfo(platforms[iplat], CL_PLATFORM_VENDOR, 1000, (void
116         *)cl_platform_vendor, NULL);
117     if (err != CL_SUCCESS) {
118         printf("ERROR: clGetPlatformInfo(CL_PLATFORM_VENDOR) failed!\n");
119         printf("ERROR: Test failed\n");
120         return EXIT_FAILURE;
121     }
122     if (strcmp(cl_platform_vendor, "Xilinx") == 0) {
123         printf("INFO: Selected platform %d from %s\n", iplat, cl_platform_vendor);
124         platform_id = platforms[iplat];
125         platform_found = 1;
126     }
127 }
128 if (!platform_found) {
129     printf("ERROR: Platform Xilinx not found. Exit.\n");
130     return EXIT_FAILURE;
131 }
132
133 // Get Accelerator compute device
134 cl_uint num_devices;
135 cl_uint device_found = 0;
136 cl_device_id devices[16]; // compute device id
137 char cl_device_name[1001];
138 err = clGetDeviceIDs(platform_id, CL_DEVICE_TYPE_ACCELERATOR, 16, devices, &num_devices);
139 printf("INFO: Found %d devices\n", num_devices);
140 if (err != CL_SUCCESS) {
141     printf("ERROR: Failed to create a device group!\n");
142     printf("ERROR: Test failed\n");
143     return -1;
144 }
145
146 //iterate all devices to select the target device.
147 for (cl_uint i=0; i<num_devices; i++) {
148     err = clGetDeviceInfo(devices[i], CL_DEVICE_NAME, 1024, cl_device_name, 0);

```

```

148     if (err != CL_SUCCESS) {
149         printf("ERROR: Failed to get device name for device %d!\n", i);
150         printf("ERROR: Test failed\n");
151         return EXIT_FAILURE;
152     }
153     printf("CL_DEVICE_NAME %s\n", cl_device_name);
154     if(strcmp(cl_device_name, target_device_name) == 0) {
155         device_id = devices[i];
156         device_found = 1;
157         printf("Selected %s as the target device\n", cl_device_name);
158     }
159 }
160
161 if (!device_found) {
162     printf("ERROR: Target device %s not found. Exit.\n", target_device_name);
163     return EXIT_FAILURE;
164 }
165
166 // Create a compute context
167 //
168 context = clCreateContext(0, 1, &device_id, NULL, NULL, &err);
169 if (!context) {
170     printf("ERROR: Failed to create a compute context!\n");
171     printf("ERROR: Test failed\n");
172     return EXIT_FAILURE;
173 }
174
175 // Create a command commands
176 commands = clCreateCommandQueue(context, device_id, CL_QUEUE_PROFILING_ENABLE |
    CL_QUEUE_OUT_OF_ORDER_EXEC_MODE_ENABLE, &err);
177 if (!commands) {
178     printf("ERROR: Failed to create a command commands!\n");
179     printf("ERROR: code %i\n", err);
180     printf("ERROR: Test failed\n");
181     return EXIT_FAILURE;
182 }
183
184 cl_int status;
185
186 // Create Program Objects
187 // Load binary from disk
188 unsigned char *kernelbinary;
189 char *xclbin = argv[1];
190
191 //-----
192 // xclbin
193 //-----
194 printf("INFO: loading xclbin %s\n", xclbin);
195 cl_uint n_i0 = load_file_to_memory(xclbin, (char **) &kernelbinary);
196 if (n_i0 < 0) {
197     printf("ERROR: failed to load kernel from xclbin: %s\n", xclbin);
198     printf("ERROR: Test failed\n");
199     return EXIT_FAILURE;
200 }
201
202 size_t n0 = n_i0;
203
204 // Create the compute program from offline
205 program = clCreateProgramWithBinary(context, 1, &device_id, &n0,
206     (const unsigned char **) &kernelbinary, &status, &err);
207 free(kernelbinary);
208
209 if ((!program) || (err != CL_SUCCESS)) {
210     printf("ERROR: Failed to create compute program from binary %d!\n", err);
211     printf("ERROR: Test failed\n");
212     return EXIT_FAILURE;
213 }
214
215 // Build the program executable
216 //
217 err = clBuildProgram(program, 0, NULL, NULL, NULL, NULL);
218 if (err != CL_SUCCESS) {
219     size_t len;
220     char buffer[2048];
221
222     printf("ERROR: Failed to build program executable!\n");
223     clGetProgramBuildInfo(program, device_id, CL_PROGRAM_BUILD_LOG, sizeof(buffer), buffer, &len);
224     printf("%s\n", buffer);
225 }

```

```

226     printf("ERROR: Test failed\n");
227     return EXIT_FAILURE;
228 }
229
230 // Create the compute kernel in the program we wish to run
231 //
232 kernel = clCreateKernel(program, "rtl_kernel_wizard_0", &err);
233 if (!kernel || err != CL_SUCCESS) {
234     printf("ERROR: Failed to create compute kernel!\n");
235     printf("ERROR: Test failed\n");
236     return EXIT_FAILURE;
237 }
238
239 // Create structs to define memory bank mapping
240 cl_mem_ext_ptr_t mem_ext;
241 mem_ext.obj = NULL;
242 mem_ext.param = kernel;
243
244
245 mem_ext.flags = 1;
246 d_axi00_ptr0 = clCreateBuffer(context, CL_MEM_READ_WRITE | CL_MEM_EXT_PTR_XILINX,
247     sizeof(cl_uint) * number_of_words, &mem_ext, &err);
248 if (err != CL_SUCCESS) {
249     std::cout << "Return code for clCreateBuffer flags=" << mem_ext.flags << ": " << err <<
250         std::endl;
251 }
252
253 if (!(d_axi00_ptr0)) {
254     printf("ERROR: Failed to allocate device memory!\n");
255     printf("ERROR: Test failed\n");
256     return EXIT_FAILURE;
257 }
258
259 err = clEnqueueWriteBuffer(commands, d_axi00_ptr0, CL_TRUE, 0, sizeof(cl_uint) * number_of_words,
260     h_data, 0, NULL, NULL);
261 if (err != CL_SUCCESS) {
262     printf("ERROR: Failed to write to source array h_data: d_axi00_ptr0: %d!\n", err);
263     printf("ERROR: Test failed\n");
264     return EXIT_FAILURE;
265 }
266
267 // Set the arguments to our compute kernel
268 // cl_uint vector_length = MAX_LENGTH;
269 err = 0;
270 cl_uint d_scalar00 = 0;
271 err |= clSetKernelArg(kernel, 0, sizeof(cl_uint), &d_scalar00); // Not used in example RTL logic.
272 err |= clSetKernelArg(kernel, 1, sizeof(cl_mem), &d_axi00_ptr0);
273
274 if (err != CL_SUCCESS) {
275     printf("ERROR: Failed to set kernel arguments! %d\n", err);
276     printf("ERROR: Test failed\n");
277     return EXIT_FAILURE;
278 }
279
280 size_t global[1];
281 size_t local[1];
282 // Execute the kernel over the entire range of our 1d input data set
283 // using the maximum number of work group items for this device
284
285 global[0] = 1;
286 local[0] = 1;
287 err = clEnqueueNDRangeKernel(commands, kernel, 1, NULL, (size_t*)&global, (size_t*)&local, 0,
288     NULL, NULL);
289 if (err) {
290     printf("ERROR: Failed to execute kernel! %d\n", err);
291     printf("ERROR: Test failed\n");
292     return EXIT_FAILURE;
293 }
294
295 clFinish(commands);
296
297 // Read back the results from the device to verify the output
298 //
299 cl_event readevent;
300

```



```

301 err = 0;
302 err |= clEnqueueReadBuffer( commands, d_axi00_ptr0, CL_TRUE, 0, sizeof(cl_uint) * number_of_words,
303                             h_axi00_ptr0_output, 0, NULL, &readevent );
304
305 if (err != CL_SUCCESS) {
306     printf("ERROR: Failed to read output array! %d\n", err);
307     printf("ERROR: Test failed\n");
308     return EXIT_FAILURE;
309 }
310 clWaitForEvents(1, &readevent);
311 // Check Results
312
313 for (cl_uint i = 0; i < number_of_words; i++) {
314     if ((h_data[i]/2 + 0x98000000) != h_axi00_ptr0_output[i]) {
315         printf("ERROR in rtl_kernel_wizard_0::m00_axi - array index %d (host addr 0x%03x) -
316               input=%d (0x%x), output=%d (0x%x)\n", i, i*4, h_data[i], h_data[i],
317               h_axi00_ptr0_output[i], h_axi00_ptr0_output[i]);
318         check_status = 1;
319     }
320     // printf("i=%d, input=%d, output=%d\n", i, h_data[i]/2 + 0x98000000, h_axi00_ptr0_output[i]);
321 }
322
323 //-----
324 // Shutdown and cleanup
325 //-----
326 clReleaseMemObject(d_axi00_ptr0);
327 free(h_axi00_ptr0_output);
328
329
330 free(h_data);
331 clReleaseProgram(program);
332 clReleaseKernel(kernel);
333 clReleaseCommandQueue(commands);
334 clReleaseContext(context);
335
336 if (check_status) {
337     printf("ERROR: Test failed\n");
338     return EXIT_FAILURE;
339 } else {
340     printf("INFO: Test completed successfully.\n");
341     return EXIT_SUCCESS;
342 }
343
344 }
345 } // end of main

```

# ПРИЛОЖЕНИЕ Б

## СОДЕРЖИМОЕ LOG-ФАЙЛА

### Листинг Б.1 — Содержимое log-файла

```
1 INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
2   Reports: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
3     rtl_kernel_wizard_0_ex/exports/_x/reports/link
4   Log files: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
5     rtl_kernel_wizard_0_ex/exports/_x/logs/link
6 INFO: [v++ 60-1548] Creating build summary session with primary output
7   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
8   rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin.link_summary, at Sat Nov 13
9   20:27:01 2021
10 INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Sat Nov 13 20:27:01 2021
11 INFO: [v++ 60-1315] Creating rulecheck session with output
12   '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
13   rtl_kernel_wizard_0_ex/exports/_x/reports/link/v++_link_rtl_kernel_wizard_0_vinc_guidance.html',
14   at Sat Nov 13 20:27:04 2021
15 INFO: [v++ 60-895] Target platform:
16   /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm
17 INFO: [v++ 60-1578] This platform contains Device Support Archive
18   '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_201830_2.dsa'
19 INFO: [v++ 74-74] Compiler Version string: 2020.2
20 INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has been explicitly enabled for this
21   release.
22 INFO: [v++ 60-629] Linking for hardware target
23 INFO: [v++ 60-423] Target device: xilinx_u200_xdma_201830_2
24 INFO: [v++ 60-1332] Run 'run_link' status: Not started
25 INFO: [v++ 60-1443] [20:27:29] Run run_link: Step system_link: Started
26 INFO: [v++ 60-1453] Command Line: system_link --xo
27   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
28   rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo --config
29   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
30   rtl_kernel_wizard_0_ex/exports/_x/link/int/syslinkConfig.ini --xpfm
31   /opt/xilinx/platforms/xilinx_u200_xdma_201830_2/xilinx_u200_xdma_201830_2.xpfm --target hw
32   --output_dir /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
33   rtl_kernel_wizard_0_ex/exports/_x/link/int --temp_dir
34   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
35   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link
36 INFO: [v++ 60-1454] Run Directory:
37   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
38   rtl_kernel_wizard_0_ex/exports/_x/link/run_link
39 INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Sat Nov 13 20:27:35 2021
40 INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file
41   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
42   rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0.xo
43 INFO: [SYSTEM_LINK 82-53] Creating IP database
44   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
45   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
46 INFO: [SYSTEM_LINK 82-38] [20:27:36] build_xd_ip_db started:
47   /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db -ip_search 0 -sds-pf
48   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
49   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/xilinx_u200_xdma_201830_2.hpfm -clkid 0 -ip
50   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
51   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/iprepo
52   /mycompany_com_kernel_rtl_kernel_wizard_0_1_0,rtl_kernel_wizard_0 -o
53   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
54   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
55 INFO: [SYSTEM_LINK 82-37] [20:27:50] build_xd_ip_db finished successfully
56 Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1693.402 ; gain = 0.000 ; free
57   physical = 468113 ; free virtual = 483648
58 INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
59 INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph:
60   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
61   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
62 INFO: [SYSTEM_LINK 82-38] [20:27:50] cfgen started: /data/Xilinx/Vitis/2020.2/bin/cfgen -nk
63   rtl_kernel_wizard_0_1:vinc0 -slr vinc0:SLR2 -sp vinc0.m00_axi:DDR[2] -sp vinc0.m00_axi:PLRAM[0]
64   -dmclkid 0 -r /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
65   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o
66   /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
67   rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
68 INFO: [CFGGEN 83-0] Kernel Specs:
69 INFO: [CFGGEN 83-0] kernel: rtl_kernel_wizard_0, num: 1 {vinc0}
70 INFO: [CFGGEN 83-0] Port Specs:
```

```

29 INFO: [CFGGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: DDR[2]
30 INFO: [CFGGEN 83-0] kernel: vinc0, k_port: m00_axi, sptag: PLRAM[0]
31 INFO: [CFGGEN 83-0] SLR Specs:
32 INFO: [CFGGEN 83-0] instance: vinc0, SLR: SLR2
33 INFO: [CFGGEN 83-2228] Creating mapping for argument vinc0.axi00_ptr0 to DDR[2] for directive
    vinc0.m00_axi:DDR[2]
34 INFO: [SYSTEM_LINK 82-37] [20:28:03] cfgen finished successfully
35 Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1693.402 ; gain = 0.000 ; free
    physical = 468091 ; free virtual = 483626
36 INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
37 INFO: [SYSTEM_LINK 82-38] [20:28:03] cf2bd started: /data/Xilinx/Vitis/2020.2/bin/cf2bd --linux
    --trace_buffer 1024 --input_file
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr
    --working_dir /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.xsd --temp_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link --output_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int --target_bd pfm_dynamic.bd
38 INFO: [CF2BD 82-31] Launching cf2xd: cf2xd --linux --trace-buffer 1024 -i
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
39 INFO: [CF2BD 82-28] cf2xd finished successfully
40 INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd --disable-address-gen --bd pfm_dynamic.bd --dn dr --dp
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/sys_link/_sysl/.xsd
41 INFO: [CF2BD 82-28] cf_xsd finished successfully
42 INFO: [SYSTEM_LINK 82-37] [20:28:10] cf2bd finished successfully
43 Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1693.402 ; gain = 0.000 ; free
    physical = 468080 ; free virtual = 483620
44 INFO: [v++ 60-1441] [20:28:10] Run run_link: Step system_link: Completed
45 Time (s): cpu = 00:00:41 ; elapsed = 00:00:41 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 468113 ; free virtual = 483648
46 INFO: [v++ 60-1443] [20:28:10] Run run_link: Step cf2sw: Started
47 INFO: [v++ 60-1453] Command Line: cf2sw --sds1
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/sds1.dat --rtd
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/cf2sw.rtd --nofilter
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/cf2sw_full.rtd --xclbin
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/xclbin_orig.xml --o
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/xclbin_orig.1.xml
48 INFO: [v++ 60-1454] Run Directory:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link
49 INFO: [v++ 60-1441] [20:28:18] Run run_link: Step cf2sw: Completed
50 Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 468140 ; free virtual = 483676
51 INFO: [v++ 60-1443] [20:28:18] Run run_link: Step rtd2_system_diagram: Started
52 INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
53 INFO: [v++ 60-1454] Run Directory:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link
54 INFO: [v++ 60-1441] [20:28:22] Run run_link: Step rtd2_system_diagram: Completed
55 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:04 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 467615 ; free virtual = 483150
56 INFO: [v++ 60-1443] [20:28:22] Run run_link: Step vpl: Started
57 INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u200_xdma_201830_2 --remote_ip_cache
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/.ipcache --output_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int --log_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/logs/link --report_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/reports/link --config
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/vplConfig.ini -k
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/

```

```

    rtl_kernel_wizard_0_ex/exports/_x/link --no-info --iprepo
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_wizard_0_1_0
    --messageDb /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link/vpl.pb
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/dr.bd.tcl
58 INFO: [v++ 60-1454] Run Directory:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link
59
60 ***** vpl v2020.2 (64-bit)
61 **** SW Build (by xbuild) on 2020-11-18-05:13:29
62 ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
63
64 INFO: [VPL 60-839] Read in kernel information from file
    '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/kernel_info.dat '.
65 INFO: [VPL 74-74] Compiler Version string: 2020.2
66 INFO: [VPL 60-423] Target device: xilinx_u200_xdma_201830_2
67 INFO: [VPL 60-1032] Extracting hardware platform to
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/vivado/vpl/.local/hw_platform
68 WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not exist.
69 [20:31:37] Run vpl: Step create_project: Started
70 Creating Vivado project.
71 [20:31:50] Run vpl: Step create_project: Completed
72 [20:31:50] Run vpl: Step create_bd: Started
73 [20:33:26] Run vpl: Step create_bd: RUNNING...
74 [20:35:03] Run vpl: Step create_bd: RUNNING...
75 [20:36:32] Run vpl: Step create_bd: RUNNING...
76 [20:37:05] Run vpl: Step create_bd: Completed
77 [20:37:05] Run vpl: Step update_bd: Started
78 [20:37:07] Run vpl: Step update_bd: Completed
79 [20:37:07] Run vpl: Step generate_target: Started
80 [20:38:33] Run vpl: Step generate_target: RUNNING...
81 [20:39:59] Run vpl: Step generate_target: RUNNING...
82 [20:41:25] Run vpl: Step generate_target: RUNNING...
83 [20:42:53] Run vpl: Step generate_target: RUNNING...
84 [20:43:37] Run vpl: Step generate_target: Completed
85 [20:43:37] Run vpl: Step config_hw_runs: Started
86 [20:43:52] Run vpl: Step config_hw_runs: Completed
87 [20:43:52] Run vpl: Step synth: Started
88 [20:45:07] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
89 [20:45:41] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
90 [20:46:18] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
91 [20:46:53] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
92 [20:47:27] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
93 [20:48:02] Block-level synthesis in progress, 0 of 13 jobs complete, 8 jobs running.
94 [20:48:37] Block-level synthesis in progress, 5 of 13 jobs complete, 3 jobs running.
95 [20:49:14] Block-level synthesis in progress, 5 of 13 jobs complete, 5 jobs running.
96 [20:49:49] Block-level synthesis in progress, 5 of 13 jobs complete, 7 jobs running.
97 [20:50:25] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
98 [20:51:01] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
99 [20:51:36] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
100 [20:52:11] Block-level synthesis in progress, 6 of 13 jobs complete, 6 jobs running.
101 [20:52:49] Block-level synthesis in progress, 7 of 13 jobs complete, 5 jobs running.
102 [20:53:23] Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
103 [20:53:58] Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
104 [20:54:33] Block-level synthesis in progress, 9 of 13 jobs complete, 3 jobs running.
105 [20:55:09] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
106 [20:55:44] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
107 [20:56:20] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
108 [20:56:55] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
109 [20:57:31] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
110 [20:58:06] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
111 [20:58:43] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
112 [20:59:18] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
113 [20:59:54] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
114 [21:00:29] Block-level synthesis in progress, 10 of 13 jobs complete, 2 jobs running.
115 [21:01:05] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
116 [21:01:40] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
117 [21:02:15] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
118 [21:02:49] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
119 [21:03:25] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
120 [21:04:00] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
121 [21:04:37] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
122 [21:05:12] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
123 [21:05:48] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.

```

```

124 [21:06:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
125 [21:06:59] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
126 [21:07:34] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
127 [21:08:12] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
128 [21:08:47] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
129 [21:09:22] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
130 [21:09:56] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
131 [21:10:32] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
132 [21:11:08] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
133 [21:11:43] Block-level synthesis in progress, 11 of 13 jobs complete, 1 job running.
134 [21:12:17] Block-level synthesis in progress, 12 of 13 jobs complete, 0 jobs running.
135 [21:12:53] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
136 [21:13:28] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
137 [21:14:02] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
138 [21:14:37] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
139 [21:15:11] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
140 [21:15:46] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
141 [21:16:21] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
142 [21:16:55] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
143 [21:17:30] Block-level synthesis in progress, 12 of 13 jobs complete, 1 job running.
144 [21:18:05] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
145 [21:18:40] Block-level synthesis in progress, 13 of 13 jobs complete, 0 jobs running.
146 [21:19:15] Top-level synthesis in progress.
147 [21:19:50] Top-level synthesis in progress.
148 [21:20:25] Top-level synthesis in progress.
149 [21:21:01] Top-level synthesis in progress.
150 [21:21:36] Top-level synthesis in progress.
151 [21:22:12] Top-level synthesis in progress.
152 [21:22:47] Top-level synthesis in progress.
153 [21:23:23] Top-level synthesis in progress.
154 [21:23:59] Run vpl: Step synth: Completed
155 [21:23:59] Run vpl: Step impl: Started
156 [21:50:14] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 01h
    21m 46s
157
158 [21:50:14] Starting logic optimization..
159 [21:53:09] Phase 1 Generate And Synthesize MIG Cores
160 [22:10:02] Phase 2 Generate And Synthesize Debug Cores
161 [22:21:59] Phase 3 Retarget
162 [22:22:35] Phase 4 Constant propagation
163 [22:23:51] Phase 5 Sweep
164 [22:25:38] Phase 6 BUFG optimization
165 [22:26:15] Phase 7 Shift Register Optimization
166 [22:26:52] Phase 8 Post Processing Netlist
167 [22:33:28] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 43m 13s
168
169 [22:33:28] Starting logic placement..
170 [22:35:13] Phase 1 Placer Initialization
171 [22:35:13] Phase 1.1 Placer Initialization Netlist Sorting
172 [22:40:04] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
173 [22:43:35] Phase 1.3 Build Placer Netlist Model
174 [22:48:52] Phase 1.4 Constrain Clocks/Macros
175 [22:49:28] Phase 2 Global Placement
176 [22:49:28] Phase 2.1 Floorplanning
177 [22:51:14] Phase 2.1.1 Partition Driven Placement
178 [22:51:14] Phase 2.1.1.1 PBP: Partition Driven Placement
179 [22:52:26] Phase 2.1.1.2 PBP: Clock Region Placement
180 [22:54:11] Phase 2.1.1.3 PBP: Compute Congestion
181 [22:54:11] Phase 2.1.1.4 PBP: UpdateTiming
182 [22:55:21] Phase 2.1.1.5 PBP: Add part constraints
183 [22:55:57] Phase 2.2 Update Timing before SLR Path Opt
184 [22:55:57] Phase 2.3 Global Placement Core
185 [23:12:35] Phase 2.3.1 Physical Synthesis In Placer
186 [23:17:54] Phase 3 Detail Placement
187 [23:17:54] Phase 3.1 Commit Multi Column Macros
188 [23:18:29] Phase 3.2 Commit Most Macros & LUTRAMs
189 [23:20:52] Phase 3.3 Small Shape DP
190 [23:20:52] Phase 3.3.1 Small Shape Clustering
191 [23:22:03] Phase 3.3.2 Flow Legalize Slice Clusters
192 [23:22:03] Phase 3.3.3 Slice Area Swap
193 [23:25:03] Phase 3.4 Place Remaining
194 [23:25:03] Phase 3.5 Re-assign LUT pins
195 [23:25:38] Phase 3.6 Pipeline Register Optimization
196 [23:25:38] Phase 3.7 Fast Optimization
197 [23:27:59] Phase 4 Post Placement Optimization and Clean-Up
198 [23:27:59] Phase 4.1 Post Commit Optimization
199 [23:32:06] Phase 4.1.1 Post Placement Optimization
200 [23:32:42] Phase 4.1.1.1 BUFG Insertion
201 [23:32:42] Phase 1 Physical Synthesis Initialization

```

```

202 [23:33:52] Phase 4.1.1.2 BUFG Replication
203 [23:35:03] Phase 4.1.1.3 Replication
204 [23:38:01] Phase 4.2 Post Placement Cleanup
205 [23:38:36] Phase 4.3 Placer Reporting
206 [23:38:36] Phase 4.3.1 Print Estimated Congestion
207 [23:39:11] Phase 4.4 Final Placement Cleanup
208 [00:07:01] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 01h 33m 33s
209
210 [00:07:01] Starting logic routing..
211 [00:09:22] Phase 1 Build RT Design
212 [00:14:04] Phase 2 Router Initialization
213 [00:14:04] Phase 2.1 Fix Topology Constraints
214 [00:14:39] Phase 2.2 Pre Route Cleanup
215 [00:14:39] Phase 2.3 Global Clock Net Routing
216 [00:15:50] Phase 2.4 Update Timing
217 [00:21:43] Phase 2.5 Update Timing for Bus Skew
218 [00:21:43] Phase 2.5.1 Update Timing
219 [00:24:40] Phase 3 Initial Routing
220 [00:24:40] Phase 3.1 Global Routing
221 [00:27:01] Phase 4 Rip-up And Reroute
222 [00:27:01] Phase 4.1 Global Iteration 0
223 [00:38:14] Phase 4.2 Global Iteration 1
224 [00:44:11] Phase 4.3 Global Iteration 2
225 [00:46:34] Phase 5 Delay and Skew Optimization
226 [00:46:34] Phase 5.1 Delay CleanUp
227 [00:46:34] Phase 5.1.1 Update Timing
228 [00:50:07] Phase 5.2 Clock Skew Optimization
229 [00:50:07] Phase 6 Post Hold Fix
230 [00:50:07] Phase 6.1 Hold Fix Iter
231 [00:50:07] Phase 6.1.1 Update Timing
232 [00:53:05] Phase 7 Route finalize
233 [00:53:05] Phase 8 Verifying routed nets
234 [00:53:40] Phase 9 Depositing Routes
235 [00:55:26] Phase 10 Route finalize
236 [00:55:26] Phase 11 Post Router Timing
237 [00:58:21] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 51m 19s
238
239 [00:58:21] Starting bitstream generation..
240 [01:55:05] Creating bitmap...
241 [02:20:29] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
242 [02:20:29] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 01h 22m 08s
243 [02:21:52] Run vpl: Step impl: Completed
244 [02:21:56] Run vpl: FINISHED. Run Status: impl Complete!
245 INFO: [v++ 60-1441] [02:22:18] Run run_link: Step vpl: Completed
246 Time (s): cpu = 00:08:48 ; elapsed = 05:53:57 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 461579 ; free virtual = 486671
247 INFO: [v++ 60-1443] [02:22:18] Run run_link: Step rtdgen: Started
248 INFO: [v++ 60-1453] Command Line: rtdgen
249 INFO: [v++ 60-1454] Run Directory:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link
250 INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name
    'DATA_CLK' in the xclbin
251 INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name
    'KERNEL_CLK' in the xclbin
252 INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable
    kernel clock(s) and scalable system clock(s): Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 300,
    Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
253 INFO: [v++ 60-1453] Command Line: cf2sw -a
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/address_map.xml -sdsl
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/sdsl.dat -xclbin
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/xclbin_orig.xml -rtd
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.rtd -o
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.xml
254 INFO: [v++ 60-1652] Cf2sw returned exit code: 0
255 INFO: [v++ 60-2311] HPISystemDiagram::writeSystemDiagramAfterRunningVivado, rtdInputFilePath:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.rtd
256 INFO: [v++ 60-2312] HPISystemDiagram::writeSystemDiagramAfterRunningVivado,
    systemDiagramOutputFilePath:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/systemDiagramModelSlrBaseAddress.json
257 INFO: [v++ 60-1618] Launching
258 INFO: [v++ 60-1441] [02:22:26] Run run_link: Step rtdgen: Completed

```



```

259 Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
    physical = 461569 ; free virtual = 486660
260 INFO: [v++ 60-1443] [02:22:26] Run run_link: Step xclbinutil: Started
261 INFO: [v++ 60-1453] Command Line: xclbinutil —add—section
    DEBUG_IP_LAYOUT:JSON:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/debug_ip_layout.rtd —add—section
    BITSTREAM:RAW:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/partial.bit —force —target hw —key—value
    SYS:dfx_enable:true —add—section
    :JSON:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.rtd —append—section
    :JSON:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/appendSection.rtd —add—section
    CLOCK_FREQ_TOPOLOGY:JSON:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.xml.rtd —add—section
    BUILD_METADATA:JSON:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc_build.rtd —add—section
    EMBEDDED_METADATA:RAW:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.xml —add—section
    SYSTEM_METADATA:RAW:/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/systemDiagramModelSlrBaseAddress.json —output
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin
262 INFO: [v++ 60-1454] Run Directory:
    /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/run_link
263 XRT Build Version: 2.8.743 (2020.2)
264 Build Date: 2020-11-16 00:19:11
265 Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
266 Creating a default 'in-memory' xclbin image.
267
268 Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
269 Size : 440 bytes
270 Format : JSON
271 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/debug_ip_layout.rtd '
272
273 Section: 'BITSTREAM'(0) was successfully added.
274 Size : 42135954 bytes
275 Format : RAW
276 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/partial.bit '
277
278 Section: 'MEM_TOPOLOGY'(6) was successfully added.
279 Format : JSON
280 File : 'mem_topology'
281
282 Section: 'IP_LAYOUT'(8) was successfully added.
283 Format : JSON
284 File : 'ip_layout'
285
286 Section: 'CONNECTIVITY'(7) was successfully added.
287 Format : JSON
288 File : 'connectivity'
289
290 Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
291 Size : 274 bytes
292 Format : JSON
293 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.xml.rtd '
294
295 Section: 'BUILD_METADATA'(14) was successfully added.
296 Size : 2966 bytes
297 Format : JSON
298 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc_build.rtd '
299
300 Section: 'EMBEDDED_METADATA'(2) was successfully added.
301 Size : 2779 bytes
302 Format : RAW
303 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/rtl_kernel_wizard_0_vinc.xml'
304
305 Section: 'SYSTEM_METADATA'(22) was successfully added.
306 Size : 5666 bytes
307 Format : RAW
308 File : '/iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
    rtl_kernel_wizard_0_ex/exports/_x/link/int/systemDiagramModelSlrBaseAddress.json '
309

```



```

310 Section: 'IP_LAYOUT'(8) was successfully appended to.
311 Format : JSON
312 File   : 'ip_layout'
313 Successfully wrote (42158078 bytes) to the output file:
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin
314 Leaving xclbinutil.
315 INFO: [v++ 60-1441] [02:22:28] Run run_link: Step xclbinutil: Completed
316 Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
      physical = 461529 ; free virtual = 486661
317 INFO: [v++ 60-1443] [02:22:28] Run run_link: Step xclbinutilinfo: Started
318 INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin.info --input
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin
319 INFO: [v++ 60-1454] Run Directory:
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/link/run_link
320 INFO: [v++ 60-1441] [02:22:29] Run run_link: Step xclbinutilinfo: Completed
321 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:02 . Memory (MB): peak = 1585.129 ; gain = 0.000 ; free
      physical = 461524 ; free virtual = 486655
322 INFO: [v++ 60-1443] [02:22:29] Run run_link: Step generate_sc_driver: Started
323 INFO: [v++ 60-1453] Command Line:
324 INFO: [v++ 60-1454] Run Directory:
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/link/run_link
325 INFO: [v++ 60-1441] [02:22:29] Run run_link: Step generate_sc_driver: Completed
326 Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1585.129 ; gain = 0.000 ;
      free physical = 461523 ; free virtual = 486655
327 INFO: [v++ 60-244] Generating system estimate report...
328 INFO: [v++ 60-1092] Generated system estimate report:
      /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/reports/link/system_estimate_rtl_kernel_wizard_0_vinc.txtxt
329 INFO: [v++ 60-586] Created /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.ltx
330 INFO: [v++ 60-586] Created rtl_kernel_wizard_0_vinc.xclbin
331 INFO: [v++ 60-1307] Run completed. Additional information can be found in:
332 Guidance: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/reports/link/v++_link_rtl_kernel_wizard_0_vinc_guidance.html
333 Timing Report: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/reports/link/imp/impl_1
      _xilinx_u200_xdma_201830_2_bb_locked_timing_summary_routed.rpt
334 Vivado Log: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/logs/link/vivado.log
335 Steps Log File: /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/_x/logs/link/link.steps.log
336
337 INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run
      the following command.
338 vitis_analyzer /iu_home/iu7041/workspace/iu7_52b_11/Alveo_lab1_kernels/vivado_rtl_kernel/
      rtl_kernel_wizard_0_ex/exports/rtl_kernel_wizard_0_vinc.xclbin.link_summary
339 INFO: [v++ 60-791] Total elapsed time: 5h 55m 47s
340 INFO: [v++ 60-1653] Closing dispatch client.

```

# ПРИЛОЖЕНИЕ В

## СОДЕРЖИМОЕ XCLBIN.INFO-ФАЙЛА

### Листинг В.1 — Содержимое xclbin.info-файла

```
1
2 XRT Build Version: 2.8.743 (2020.2)
3   Build Date: 2020-11-16 00:19:11
4   Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
5
6 xclbin Information
7
8   Generated by:      v++ (2020.2) on 2020-11-18-05:13:29
9   Version:          2.8.743
10  Kernels:           rtl_kernel_wizard_0
11  Signature:
12  Content:           Bitstream
13  UUID (xclbin):     2b3110c6-decb-4dbb-b638-a8e10a7fb0e4
14  Sections:          DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT,
15                     CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA,
16                     EMBEDDED_METADATA, SYSTEM_METADATA,
17                     GROUP_CONNECTIVITY, GROUP_TOPOLOGY
18
19 Hardware Platform (Shell) Information
20
21   Vendor:            xilinx
22   Board:              u200
23   Name:              xdma
24   Version:            201830.2
25   Generated Version:  Vivado 2018.3 (SW Build: 2568420)
26   Created:            Tue Jun 25 06:55:20 2019
27   FPGA Device:        xcu200
28   Board Vendor:       xilinx.com
29   Board Name:         xilinx.com:au200:1.0
30   Board Part:         xilinx.com:au200:part0:1.0
31   Platform VBNV:      xilinx_u200_xdma_201830_2
32   Static UUID:        c102e7af-b2b8-4381-992b-9a00cc3863eb
33   Feature ROM TimeStamp: 1561465320
34
35 Clocks
36
37   Name:              DATA_CLK
38   Index:              0
39   Type:              DATA
40   Frequency:          300 MHz
41
42   Name:              KERNEL_CLK
43   Index:              1
44   Type:              KERNEL
45   Frequency:          500 MHz
46
47 Memory Configuration
48
49   Name:              bank0
50   Index:              0
51   Type:              MEM_DDR4
52   Base Address:       0x4000000000
53   Address Size:       0x4000000000
54   Bank Used:          No
55
56   Name:              bank1
57   Index:              1
58   Type:              MEM_DDR4
59   Base Address:       0x5000000000
60   Address Size:       0x4000000000
61   Bank Used:          No
62
63   Name:              bank2
64   Index:              2
65   Type:              MEM_DDR4
66   Base Address:       0x6000000000
67   Address Size:       0x4000000000
68   Bank Used:          Yes
69
70   Name:              bank3
```

```

71 Index: 3
72 Type: MEM_DDR4
73 Base Address: 0x7000000000
74 Address Size: 0x400000000
75 Bank Used: No
76
77 Name: PLRAM[0]
78 Index: 4
79 Type: MEM_DRAM
80 Base Address: 0x3000000000
81 Address Size: 0x20000
82 Bank Used: No
83
84 Name: PLRAM[1]
85 Index: 5
86 Type: MEM_DRAM
87 Base Address: 0x3000200000
88 Address Size: 0x20000
89 Bank Used: No
90
91 Name: PLRAM[2]
92 Index: 6
93 Type: MEM_DRAM
94 Base Address: 0x3000400000
95 Address Size: 0x20000
96 Bank Used: No
97
98 Kernel: rtl_kernel_wizard_0
99
100 Definition
101
102 Signature: rtl_kernel_wizard_0 (uint scalar00, int* axi00_ptr0)
103
104 Ports
105
106 Port: s_axi_control
107 Mode: slave
108 Range (bytes): 0x1000
109 Data Width: 32 bits
110 Port Type: addressable
111
112 Port: m00_axi
113 Mode: master
114 Range (bytes): 0xFFFFFFFFFFFFFFFF
115 Data Width: 512 bits
116 Port Type: addressable
117
118
119 Instance: vnc0
120 Base Address: 0x1e00000
121
122 Argument: scalar00
123 Register Offset: 0x010
124 Port: s_axi_control
125 Memory: <not applicable>
126
127 Argument: axi00_ptr0
128 Register Offset: 0x018
129 Port: m00_axi
130 Memory: bank2 (MEM_DDR4)
131
132 Generated By
133
134 Command: v++
135 Version: 2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
136 Command Line: v++ --config rtl_kernel_wizard_0.cfg --connectivity.nk rtl_kernel_wizard_0:1:vnc0
--connectivity.slr vnc0:SLR2 --connectivity.sp vnc0.m00_axi:DDR[2] --connectivity.sp
vnc0.m00_axi:PLRAM[0] --input_files rtl_kernel_wizard_0.xo --link --optimize 0 --output
rtl_kernel_wizard_0_vnc.xclbin --platform xilinx_u200_xdma_201830_2 --report_level 0 --target
hw --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop
run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore --vivado.prop
run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop
run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore --vivado.prop
run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
Options:
--config rtl_kernel_wizard_0.cfg
--connectivity.nk rtl_kernel_wizard_0:1:vnc0
--connectivity.slr vnc0:SLR2
--connectivity.sp vnc0.m00_axi:DDR[2]
--connectivity.sp vnc0.m00_axi:PLRAM[0]

```

```

142      --input_files rtl_kernel_wizard_0.xo
143      --link
144      --optimize 0
145      --output rtl_kernel_wizard_0_vinc.xclbin
146      --platform xilinx_u200_xdma_201830_2
147      --report_level 0
148      --target hw
149      --vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
150      --vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
151      --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
152      --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
153      --vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
154  =====
155  User Added Key Value Pairs
156  =====
157  <empty>
158  =====

```