

# Министерство науки и высшего образования Российской Федерации Федеральное государственное бюджетное образовательное учреждение высшего образования

#### «Московский государственный технический университет имени Н.Э. Баумана

(национальный исследовательский университет)» (МГТУ им. Н.Э. Баумана)

ФАКУЛЬТЕТ «Информатика и системы управления»
КАФЕДРА «Программное обеспечение ЭВМ и информационные технологии» (ИУ7)
НАПРАВЛЕНИЕ ПОДГОТОВКИ 09.03.04 «Программная инженерия»

# ОТЧЕТ по лабораторной работе № 4

Название	Разработка ускорителей вычислений на платформе Xilinx Alveo		
Дисциплина	Архитектура элекронно-вычислите	ельных машин	
Студент:			_Зайцева А. А
		подпись, дата	Фамилия, И.О.
Преподавател	<b>ть</b> :		Попов А. Ю.
		подпись, дата	Фамилия, И. О.

# Цель работы

Изучение архитектуры гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

В ходе лабораторной работы предлагается изучить основные сведения о платформе Xilinx Alveo U200, разработать RTL (Register Transfer Language, язык регистровых передач)) описание ускорителя вычислений по индивидуальному варианту, выполнить генерацию ядра ускорителя, выполнить синтез и сборку бинарного модуля ускорителя, разработать и отладить тестирующее программное обеспечение на серверной хост-платформе, провести тесты работы ускорителя вычислений.

## 1 Работа с исходным проектом

## 1.1 Копии экранов моделирования исходного проекта VINC

На рисунке 1.1 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти (группы сигналов m00\_axi\_ar\* и m00\_axi\_r\*).



Рисунок 1.1 – Транзакция чтения данных

На рисунке 1.2 приведена транзакция записи результата инкремента данных на шине AXI4 MM (группы сигналов m00\_axi\_aw\*, m00\_axi\_w\* и m00\_axi\_b\*).




Рисунок 1.2 – Транзакция записи результата инкремента

Инкремент данных в модуле rtl\_kernel\_wizard\_2\_example\_adder.v приведен на рисунках 1.3 - 1.6.

```
rtl_kernel_wizard_2_tb.sv x Untitled 2 x rtl_kernel_wizard_2_example_adder.v
/iu_home/iu7036/workspace/zayts/zayts_project_kernels/vivado_rtl_kernel/rtl_kernel_wizard_2_ex/imports/rtl_kernel_wizard_2_example_adder.v
    dl_tready <= s_axis_tready;
      00000
71
            dl_tdata <= s_axis_tdata;
72
            dl_tkeep <= s_axis_tkeep;</pre>
73
74
            dl_tlast <= s_axis_tlast;
            dl_constant <= ctrl_constant;</pre>
75 🖹
76 -
77 -
78 \bigcirc
           // Adder function
          always @(posedge s_axis_aclk) begin
79 €
            for (i = 0; i < LP_NUM_LOOPS; i = i + 1) begin
             d2_tdata[i*C_ADDER_BIT_WIDTH+:C_ADDER_BIT_WIDTH] <= d1_tdata[C_ADDER_BIT_WIDTH*i+:C_ADDER_BIT_WIDTH] + d1_constant;
80
81 🖨
82 🖨
```

Рисунок 1.3 – Инкремент данных




Рисунок 1.4 – Диаграмма инкремента данных (часть 1)




Рисунок 1.5 – Диаграмма инкремента данных (часть 2)




Рисунок 1.6 – Диаграмма инкремента данных (часть 3)

### 1.2 Линковка

На рисунке 1.7 приведен конфигурационный файл линковки.

```
[connectivity]
nk=rtl_kernel_wizard_2:2:vinc0.vinc1
slr=vinc0:SLR0
sp=vinc0.m00_axi:DDR[0]

[vivado]
# Настройки параметров фазы имплементации
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 1.7 – Конфигурационный файл линковки

В приложении в листинге 2.3 приведено содержимое файла vinc.xclbin.info, а в листинге 2.4 - содержимое файла v++ vinc.log.

# 2 Работа с измененным проектом

В соответствии с вариантом 6 ускоритель должен выполнять следующую функцию: R[i] = A[i] & 0x FEDCBA 9876543210.

Измененялся код rtl\_kernel\_wizard\_2\_example\_adder.v. На рисунке 2.1 приведен момент записи константы 0xFEDCBA9876543210.

```
10 | 11 | module rtl_kernel_wizard_2_example_adder #(
12 | parameter integer C_AXIS_TDATA_WIDTH = 512, // Data width of both input and output data
13 | parameter integer C_ADDER_BIT_WIDTH = 32,
14 | parameter integer C_NUM_CLOCKS = 1,
15 | parameter integer MY_CONSTANT = 32'hFEDCBA9876543210
```

Рисунок 2.1 – Запись константы

Измененный код процедуры сложения привден на рисунке 2.2

Рисунок 2.2 – Измененная процедура сложения

# 2.1 Копии экранов моделирования измененного проекта VINC

На рисунке 2.3 приведена транзакция чтения данных вектора на шине AXI4 MM из DDR памяти (данные остались теми же).




Рисунок 2.3 – Транзакция чтения данных

На рисунке 2.4 приведена транзакция записи результата инкремента данных на шине AXI4 MM (а вот результат инкремента изменился).




Рисунок 2.4 – Транзакция записи результата

#### 2.2 Линковка

На рисунке 2.5 приведен конфигурационный файл линковки для измененного проекта. В соответсвии с вариантом требовалось использовать регионы SLR1 и DDR[1].

```
zayts project2.cfg  
[connectivity]
nk=rtl_kernel_wizard_2:2:vinc0.vinc1
slr=vinc0:SLR1
sp=vinc0.m00_axi:DDR[1]

[vivado]
# Настройки параметров фазы имплементации
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
```

Рисунок 2.5 – Конфигурационный файл линковки для измененного проекта

Во приложении в листинге 2.5 приведено содержимое файла vinc.xclbin.info для измененного проекта, а в листинге 2.6 - файла v++\_vinc.log для измененного проекта.

## 2.3 Работа с модулем host example.cpp

В листинге 2.1 приведен код измененного участка модуля host\_example.cpp.

Листинг 2.1 – Код модифицированного модуля host example.cpp

```
for (cl_uint i = 0; i < number_of_words; i++) {
    if ((h_data[i] & 0xFEDCBA9876543210) != h_axi00_ptr0_output[i]) {
```

Так как с графическим интерфейсом программы Xilinx Vitis IDE автор отчета ранее не сталкивался, а он оказался довольно непонятным, для тестирования было решено воспользоваться утилитой xgdb. На рисунке 2.6 приведены результаты первого запуска тестирования.

```
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4073 (host addr 0x3fa4) - input=4073 (0xfe9), output=4074 (0xfea)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4074 (host addr 0x3fa8) - input=4074 (0xfea), output=4076 (0xfeb)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4075 (host addr 0x3fa0) - input=4076 (0xfec), output=4077 (0xfed)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4076 (host addr 0x3fb0) - input=4076 (0xfed), output=4077 (0xfed)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4077 (host addr 0x3fb0) - input=4077 (0xfed), output=4078 (0xfee)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4078 (host addr 0x3fb0) - input=4078 (0xfee), output=4079 (0xfef)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4078 (host addr 0x3fc0) - input=4078 (0xfee), output=4080 (0xff0)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4080 (host addr 0x3fc0) - input=4080 (0xff0), output=4080 (0xff1)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4081 (host addr 0x3fc0) - input=4081 (0xff1), output=4082 (0xff1)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4082 (host addr 0x3fc0) - input=4082 (0xff2), output=4083 (0xff3)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4083 (host addr 0x3fc0) - input=4083 (0xff3), output=4083 (0xff3)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4084 (host addr 0x3fd0) - input=4084 (0xff4), output=4085 (0xff5)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4085 (host addr 0x3fd0) - input=4086 (0xff6), output=4087 (0xff7)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4086 (host addr 0x3fd0) - input=4086 (0xff6), output=4087 (0xff7)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4086 (host addr 0x3fd0) - input=4086 (0xff6), output=4087 (0xff7)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4080 (host addr 0x3fd0) - input=4087 (0xff7), output=4080 (0xff6)
ERROR in rtl_kernel_wizard_2::m00_axi - array index 4080 (host addr 0x3fd0) - input=4089 (0xff1), output=4090 (0xff6)
ERROR in rtl_kernel_wizard_2::m00_axi -
```

Рисунок 2.6 – Результаты первого запуска тестирования

К сожалению, автор отчета забыл явным образом сохранить измененный файл rtl\_kernel\_wizard\_2\_example\_adder.v перед повторной линковкой, поэтому функция инкремента осталось той же. Чтобы повторно не выполнять линковку, было решено изменить модуль host—example.cpp, код которого приведен в листинге 2.2.

Листинг 2.2 – Код модифицированного модуля host example.cpp

```
for (cl_uint i = 0; i < number_of_words; i++) {

if ((h_data[i] + 1) != h_axi00_ptr0_output[i]) {

printf("ERROR_in_rtl_kernel_wizard_2::m00_axi_u-uarray_index_uwd_(host_addr_0x%03x)_u-uinput=%d_u(0x%x),uoutput=%d_u
```

```
(0x%x)\n", i, i*4, h_data[i], h_data[i],
h_axi00_ptr0_output[i], h_axi00_ptr0_output[i]);
check_status = 1;
}

//printf("i=%d, input=%d, output=%d, expected_output=%d\n", i,
h_axi00_ptr0_input[i], h_axi00_ptr0_output[i], h_data[i] +
1);
}
```

На рисунке 2.7 приведены результаты второго запуска тестирования. Как видно, все тесты пройдены успешно.

```
Starting program: /iu_home/lu7036/workspace/zayts/zayts_project_kernels/vivado_rtl_kernel_wizard_2_ex/exports/rtl_kernel_wizard_2_host_example.exe /iu_home/iu7036/workspace/zayts/vinc.xclbin

[Thread debugging using libthread_db enabled]

Using host libthread_db library "/lib/x80_64-linux-gnu/libthread_db.so.1".

[New Thread 0x7fffff5b2f700 (LWP 37187)]

INFO: Found 1 platforms

INFO: Selected platform 0 from Xilinx

INFO: Selected platform 0 from Xilinx

INFO: Found 1 devices

CL_DEVICE_NAME xilinx_u200_xdma_201830_2

Selected xilinx_u200_xdma_201830_2 as the target device

INFO: loading xclbin //u_home/iu7036/workspace/zayts/vinc.xclbin

[New Thread 0x7ffffeff700 (LWP 37218)]

[New Thread 0x7ffffeff700 (LWP 37218)]

[New Thread 0x7fffeff700 (LWP 37221)]

[New Thread 0x7fffeeffd700 (LWP 37221)]

[New Thread 0x7ffffeb40b700 (LWP 37221)]

[New Thread 0x7ffffeb40b700 (LWP 37223)]

INFO: Test completed successfully.

[Thread 0x7ffffeb40b700 (LWP 37223) exited]

[Thread 0x7ffffeb40b700 (LWP 37223) exited]

[Thread 0x7ffffeb40b700 (LWP 37223) exited]

[Thread 0x7ffffef7fc700 (LWP 37223) exited]

[Thread 0x7ffffef7fc700 (LWP 37222) exited]

[Thread 0x7ffffef7fc700 (LWP 37222) exited]

[Thread 0x7ffffeff7fc700 (LWP 37222) exited]

[Thread 0x7ffffefff7fc700 (LWP 37222) exited]

[Thread 0x7ffffefff7fc700 (LWP 37222) exited]

[Thread 0x7ffffeffff7fc700 (LWP 37222) exited]

[Thread 0x7ffffefff7fc700 (LWP 37222) exited]

[Thread 0x7ffffeffff7fc700 (LWP 37222) exited]

[Thread 0x7ffffeffff7fc700 (LWP 37222) exited]

[Thread 0x7ffffefff7fc700 (LWP 37222) exited]
```

Рисунок 2.7 – Результаты второго запуска тестирования

## Заключение

В результате выполнения лабораторной работы была изучена архитектура гетерогенных вычислительных систем и технологии разработки ускорителей вычислений на базе ПЛИС фирмы Xilinx.

В ходе работы был проработан теоретический материал, касающийся основных сведений о платформе Xilinx Alveo U200, разработано RTL описание ускорителя вычислений по индивидуальному варианту, выполнена генерация ядра ускорителя, выполнены синтез и сборка бинарного модуля ускорителя, разработано и отлажено тестирующее программное обеспечение на серверной хост-платформе, проведены тесты работы ускорителя вычислений.

## Приложение

Листинг 2.3 – Содержимое файла vinc.xclbin.info

```
1
2
      XRT Build Version: 2.8.743 (2020.2)
3
       Build Date: 2020-11-16 00:19:11
       Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
4
5
6
       xclbin Information
8
       Generated by:
                                 v++ (2020.2) on 2020-11-18-05:13:29
                                 2.8.743
9
       Version:
10
       Kernels:
                                 rtl kernel wizard 2
11
       Signature:
12
       Content:
                                 Bitstream
13
      UUID (xclbin):
                                 8272e136 -8d34 -4a26 -b282 -90c6741d22e2
       Sections:
                                 DEBUG IP LAYOUT, BITSTREAM, MEM TOPOLOGY,
14
          IP LAYOUT,
      CONNECTIVITY, CLOCK FREQ TOPOLOGY, BUILD METADATA,
15
      EMBEDDED METADATA, SYSTEM METADATA,
16
      GROUP CONNECTIVITY, GROUP TOPOLOGY
17
18
       Hardware Platform (Shell) Information
19
20
       Vendor:
21
                                 xilinx
       Board:
                                 u200
22
23
      Name:
                                 xdma
       Version:
                                 201830.2
24
       Generated Version:
                                 Vivado 2018.3 (SW Build: 2568420)
25
       Created:
                                 Tue Jun 25 06:55:20 2019
26
      FPGA Device:
                                 xcu200
27
       Board Vendor:
28
                                 xilinx com
       Board Name:
                                 xilinx.com:au200:1.0
29
       Board Part:
                                 xilinx.com:au200:part0:1.0
30
       Platform VBNV:
                                 xilinx u200 xdma 201830 2
31
32
       Static UUID:
                                 c102e7af-b2b8-4381-992b-9a00cc3863eb
       Feature ROM TimeStamp:
33
                                 1561465320
34
35
       Clocks
36
37
      Name:
                  DATA CLK
```

38	Index: 0	
39	Type: DA	λΤΑ
40	Frequency: 30	0 MHz
.1		
2	Name: KE	RNEL_CLK
3	Index: 1	_
<u>[</u>	Type: KE	RNEL
5	Frequency: 50	0 MHz
3		
7 8	Memory Config	guration
9	Name :	bank0
)	Index:	0
	Type:	MEM_DDR4
	Base Address:	0×4000000000
	Address Size:	0×400000000
1	Bank Used:	Yes
5		
6	Name:	bank1
7	Index:	1
8	Type:	MEM_DDR4
9	Base Address:	0x5000000000
0	Address Size:	0×400000000
1	Bank Used:	Yes
2		
3	Name:	bank2
1	Index:	2
5	Type:	MEM_DDR4
3	Base Address:	0x6000000000
7	Address Size:	0×400000000
3	Bank Used:	No
)		
	Name:	bank3
	Index:	3
2	Type:	MEM_DDR4
3		0x700000000
4	Address Size:	0×40000000
5	Bank Used:	No
6		
7	Name:	PLRAM[0]
	Index:	4
I		

```
79
       Type:
                      MEM DRAM
       Base Address: 0x300000000
80
       Address Size: 0x20000
81
82
       Bank Used:
                      Nο
83
84
       Name:
                      PLRAM[1]
       Index:
85
86
       Type:
                      MEM DRAM
       Base Address: 0x3000200000
87
       Address Size: 0x20000
88
       Bank Used:
89
                      Nο
90
91
       Name:
                      PLRAM[2]
92
       Index:
93
       Type:
                      MEM DRAM
       Base Address: 0x3000400000
94
       Address Size: 0x20000
95
96
       Bank Used:
                      Nο
97
98
       Kernel: rtl kernel wizard 2
99
       Definition
100
101
       Signature: rtl kernel wizard 2 (uint scalar00, int* axi00 ptr0)
102
103
       Ports
104
105
106
       Port:
                       s axi control
107
       Mode:
                       slave
108
       Range (bytes): 0x1000
109
       Data Width:
                       32 bits
110
       Port Type:
                       addressable
111
112
       Port:
                       m00 axi
       Mode:
113
                       master
114
       115
       Data Width:
                       512 bits
116
       Port Type:
                       addressable
117
118
119
       Instance:
                         vinc0
```

```
Base Address: 0x1c00000
120
121
122
        Argument:
                            scalar00
123
        Register Offset:
                            0 \times 010
124
        Port:
                            s axi control
125
        Memory:
                            <not applicable>
126
127
                            axi00 ptr0
        Argument:
128
        Register Offset:
                            0 \times 018
129
        Port:
                            m00 axi
130
        Memory:
                            bank0 (MEM DDR4)
131
132
133
        Instance:
                          vinc1
134
        Base Address: 0x1800000
135
136
        Argument:
                            scalar00
137
        Register Offset:
                            0 \times 010
138
        Port:
                            s axi control
139
                            <not applicable>
        Memory:
140
141
        Argument:
                            axi00 ptr0
142
        Register Offset:
                            0 \times 018
143
        Port:
                            m00 axi
144
        Memory:
                            bank1 (MEM DDR4)
145
        Generated By
146
147
148
       Command:
                        v++
        Version:
149
                        2020.2 - 2020 - 11 - 18 - 05:13:29 (SW BUILD: 0)
        Command Line: v++ — config
150
           /iu home/iu7036/workspace/zayts/zayts project.cfg
          —connectivity.nk rtl kernel wizard 2:2:vinc0.vinc1
          —connectivity.slr vinc0:SLR0 —connectivity.sp
           vinc0.m00 axi:DDR[0] — input files
           /iu home/iu7036/workspace/zayts/zayts project kernels/src/vitis rt ke
          —link —optimize 0 —output
           /iu home/iu7036/workspace/zayts/vinc.xclbin — platform
           xilinx u200 xdma 201830 2 — report level 0 — target hw
          —vivado prop run impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
            —vivado prop
```

```
run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
          —vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true
          —vivado prop
          run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore
          -vivado.prop
          run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
151
                      -config
          /iu home/iu7036/workspace/zayts/zayts project.cfg
152
       — connectivity.nk rtl kernel wizard 2:2:vinc0.vinc1
       -connectivity.slr vinc0:SLR0
153
154
       —connectivity.sp vinc0.m00 axi:DDR[0]
       —input files
155
          /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rt|_ke
       ——link
156
157
       --- optimize 0
       ---output /iu home/iu7036/workspace/zayts/vinc.xclbin
158
       —platform xilinx u200 xdma 201830 2
159
       -report level 0
160
161
       —target hw
       ---vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
162
        —vivado.prop run.impl_1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
163
164
       ---vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true
165
       -vivado prop
          run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore
       ---vivado.prop run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
166
167
       User Added Key Value Pairs
168
169
170
       <empty>
171
```

#### Листинг 2.4 - Содержимое файла v++\_vinc.log

```
6
      INFO: [v++60-1315] Creating rulecheck session with output
         '/iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html',
         at Sun Nov 21 13:42:36 2021
                            Target platform:
      INFO: [v++60-895]
7
         opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830
      INFO: [v++60-1578] This platform contains Device Support Archive
8
         '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_2
      INFO: [v++74-74] Compiler Version string: 2020.2
9
      INFO: [v++ 60-1302] Platform 'xilinx_u200_xdma_201830_2.xpfm' has
10
         been explicitly enabled for this release.
      INFO: [v++60-629] Linking for hardware target
11
      INFO: [v++60-423] Target device: xilinx u200 xdma 201830 2
12
      INFO: [v++60-1332] Run 'run_link' status: Not started
13
      INFO: [v++60-1443] [13:43:36] Run run link: Step system link:
14
         Started
      INFO: [v++60-1453] Command Line: system link —xo
15
         /iu home/iu7036/workspace/zayts/zayts project kernels/src/vitis rt ke
         — config /iu_home/iu7036/_x/link/int/syslinkConfig.ini —xpfm
         opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830
         —target hw —output dir /iu home/iu7036/ x/link/int —temp dir
         /iu_home/iu7036/_x/link/sys_link
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
16
      INFO: [SYSTEM\_LINK 60-1316] Initiating connection to rulecheck
17
         server, at Sun Nov 21 13:43:50 2021
      INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file
18
         /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rtl_ke
      INFO: [SYSTEM LINK 82-53] Creating IP database
19
         /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
      INFO: [SYSTEM_LINK 82-38] [13:43:53] build_xd_ip_db started:
20
         /data/Xilinx/Vitis/2020.2/bin/build_xd_ip_db —ip_search 0
         -sds-pf
         /iu home/iu7036/ x/link/sys link/xilinx u200 xdma 201830 2.hpfm
         -clkid 0 -ip
         /iu_home/iu7036/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel
         -o /iu home / iu 7036 / x / link / sys link / sysl / .cdb / xd _ ip _ db .xml
      INFO: [SYSTEM LINK 82-37] [13:44:26] build xd ip db finished
21
         successfully
      Time (s): cpu = 00:00:35; elapsed = 00:00:33. Memory (MB): peak = 00:00:30
22
         1557.895; gain = 0.000; free physical = 201364; free virtual
         = 230178
23
      INFO: [SYSTEM LINK 82-51] Create system connectivity graph
```

```
INFO: [SYSTEM LINK 82-102] Applying explicit connections to the
|24|
         system connectivity graph:
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml
      INFO: [SYSTEM LINK 82-38] [13:44:26] cfgen started:
25
         /data/Xilinx/Vitis/2020.2/bin/cfgen —nk
         rtl kernel wizard 2:2:vinc0.vinc1 —slr vinc0:SLR0 —sp
         vinc0.m00 axi:DDR[0] —dmclkid 0 —r
         /iu home/iu7036/ x/link/sys link/ sysl/.cdb/xd ip db.xml —o
         /iu\_home/iu7036/\_x/link/sys\_link/cfgraph/cfgen\_cfgraph.xml
      INFO: [CFGEN 83-0] Kernel Specs:
26
      INFO: [CFGEN 83-0]
                          kernel: rtl kernel wizard 2, num: 2 {vinc0
27
         vinc1 }
      INFO: [CFGEN 83-0] Port Specs:
28
      INFO: [CFGEN 83-0] kernel: vinc0, k port: m00 axi, sptag: DDR[0]
29
30
      INFO: [CFGEN 83-0] SLR Specs:
      INFO: [CFGEN 83-0]
                           instance: vinc0 , SLR: SLR0
31
32
      INFO: [CFGEN 83-2228] Creating mapping for argument
         vinc0.axi00 ptr0 to DDR[0] for directive vinc0.m00 axi:DDR[0]
      INFO: [CFGEN 83-2226] Inferring mapping for argument
33
         vinc1 axi00 ptr0 to DDR[1]
      INFO: [SYSTEM LINK 82-37] [13:44:55] cfgen finished successfully
34
      Time (s): cpu = 00:00:28; elapsed = 00:00:28. Memory (MB): peak = 00:00:28
35
         1557.895; gain = 0.000; free physical = 201347; free virtual
         = 230162
      INFO: [SYSTEM LINK 82-52] Create top-level block diagram
36
      INFO: [SYSTEM LINK 82-38] [13:44:55] cf2bd started:
37
         /data/Xilinx/Vitis/2020.2/bin/cf2bd — linux — trace buffer 1024
         —input file
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml
         --ip_db/iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
         -cf name dr -working dir
         /iu home/iu7036/ x/link/sys link/ sysl/.xsd — temp dir
         /iu_home/iu7036/_x/link/sys_link —output_dir
         /iu_home/iu7036/_x/link/int —target_bd pfm_dynamic.bd
      INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer
38
         1024 - i
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml -r
         /iu_home/iu7036/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml-o
         dr.xml
      INFO: [CF2BD 82-28] cf2xd finished successfully
39
      INFO: [CF2BD 82-31] Launching cf xsd: cf xsd -disable-address-gen
40
```

```
—bd pfm dynamic.bd —dn dr —dp
         /iu home/iu7036/ x/link/sys link/ sysl/.xsd
      INFO: [CF2BD 82-28] cf xsd finished successfully
41
      INFO: [SYSTEM LINK 82-37] [13:45:13] cf2bd finished successfully
42
      Time (s): cpu = 00.00.16; elapsed = 00.00.18. Memory (MB): peak = 0.00.00.18
43
         1557.895; gain = 0.000; free physical = 201314; free virtual
        = 230134
      INFO: [v++60-1441] [13:45:13] Run run link: Step system link:
44
         Completed
      45
         1585.129; gain = 0.000; free physical = 201372; free virtual
        = 230187
      INFO: [v++60-1443] [13:45:13] Run run link: Step cf2sw: Started
46
      INFO: [v++60-1453] Command Line: cf2sw -sdsl
47
         /iu home/iu7036/x/link/int/sdsl.dat —rtd
         /iu_home/iu7036/_x/link/int/cf2sw.rtd —nofilter
         /iu_home/iu7036/_x/link/int/cf2sw full.rtd -xclbin
         /iu_home/iu7036/_x/link/int/xclbin orig.xml -o
         /iu home/iu7036/ x/link/int/xclbin orig.1.xml
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
48
      INFO: [v++60-1441] [13:45:34] Run run link: Step cf2sw: Completed
49
      Time (s): cpu = 00:00:20; elapsed = 00:00:21. Memory (MB): peak = 0:0:0:0:21
50
         1585.129; gain = 0.000; free physical = 201340; free virtual
        = 230157
      INFO: [v++60-1443] [13:45:34] Run run link: Step
51
         rtd2 system diagram: Started
      INFO: [v++60-1453] Command Line: rtd2SystemDiagram
52
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
53
      INFO: [v++60-1441] [13:45:45] Run run link: Step
54
         rtd2 system diagram: Completed
      Time (s): cpu = 00:00:00.01; elapsed = 00:00:10. Memory (MB):
55
         peak = 1585.129; gain = 0.000; free physical = 200791; free
         virtual = 229608
      INFO: [v++60-1443] [13:45:45] Run run link: Step vpl: Started
56
57
      INFO: [v++60-1453] Command Line: vpl-t hw -f
         xilinx u200 xdma 201830 2 — remote ip cache
         /iu home/iu7036/.ipcache —output dir
         /iu_home/iu7036/_x/link/int - log_dir
         /iu home/iu7036/ x/logs/link — report dir
         /iu_home/iu7036/_x/reports/link — config
         /iu home/iu7036/ x/link/int/vplConfig.ini -k
```

```
/iu home/iu7036/x/link/int/kernel info.dat —webtalk flag Vitis
         —temp dir /iu home/iu7036/ x/link —no-info —iprepo
         /iu_home/iu7036/_x/link/int/xo/ip_repo/mycompany_com_kernel_rtl_kernel_
         —messageDb /iu home/iu7036/ x/link/run link/vpl.pb
         /iu home/iu7036/ x/link/int/dr.bd.tcl
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
58
59
60
      ***** vpl v2020.2 (64-bit)
61
      *** SW Build (by xbuild) on 2020-11-18-05:13:29
62
      ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
63
      INFO: [VPL 60-839] Read in kernel information from file
64
         '/iu home/iu7036/ x/link/int/kernel info.dat'.
      INFO: [VPL 74-74] Compiler Version string: 2020.2
65
66
      INFO: [VPL 60-423]
                          Target device: xilinx u200 xdma 201830 2
      INFO: [VPL 60-1032] Extracting hardware platform to
67
         /iu home/iu7036/ x/link/vivado/vpl/.local/hw platform
      WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not
68
         exist
      [13:51:54] Run vpl: Step create project: Started
69
      Creating Vivado project.
70
      [13:52:12] Run vpl: Step create project: RUNNING...
71
72
      [13:52:25] Run vpl: Step create project: Completed
      [13:52:25] Run vpl: Step create bd: Started
73
74
      [13:54:13] Run vpl: Step create bd: RUNNING...
75
      [13:55:56] Run vpl: Step create bd: RUNNING...
      [13:57:35] Run vpl: Step create bd: RUNNING...
76
77
      [13:59:28] Run vpl: Step create bd: RUNNING...
      [14:01:15] Run vpl: Step create bd: RUNNING...
78
      [14:03:01] Run vpl: Step create_bd: RUNNING...
79
      [14:03:42] Run vpl: Step create bd: Completed
80
      [14:03:42] Run vpl: Step update bd: Started
81
      [14:03:46] Run vpl: Step update bd: Completed
82
      [14:03:46] Run vpl: Step generate target: Started
83
84
      [14:05:38] Run vpl: Step generate target: RUNNING...
85
      [14:07:18] Run vpl: Step generate target: RUNNING...
      [14:08:50] Run vpl: Step generate target: RUNNING...
86
      [14:10:30] Run vpl: Step generate_target: RUNNING...
87
      [14:12:05] Run vpl: Step generate_target: RUNNING...
88
89
      [14:13:52] Run vpl: Step generate_target: RUNNING...
90
      [14:15:27] Run vpl: Step generate target: RUNNING...
```

- 91 [14:17:22] Run vpl: Step generate target: RUNNING...
- 92 [14:18:46] Run vpl: Step generate\_target: Completed
- 93 [14:18:46] Run vpl: Step config hw runs: Started
- 94 [14:20:33] Run vpl: Step config hw runs: RUNNING...
- 95 [14:21:05] Run vpl: Step config hw runs: Completed
- 96 [14:21:05] Run vpl: Step synth: Started
- 97 [14:24:07] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- 98 [14:24:46] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- 99 [14:25:26] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:26:08] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:26:57] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:27:39] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:28:22] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:29:03] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:29:44] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:30:24] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:31:07] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:31:49] Block-level synthesis in progress, 0 of 76 jobs complete, 8 jobs running.
- [14:32:35] Block-level synthesis in progress, 7 of 76 jobs complete, 1 job running.
- [14:33:21] Block-level synthesis in progress, 7 of 76 jobs complete, 1 job running.
- [14:34:02] Block-level synthesis in progress, 7 of 76 jobs complete, 8 jobs running.
- [14:34:41] Block-level synthesis in progress, 8 of 76 jobs complete, 7 jobs running.
- [14:35:23] Block-level synthesis in progress, 9 of 76 jobs complete, 6 jobs running.
- [14:36:06] Block-level synthesis in progress, 9 of 76 jobs

- complete, 8 jobs running.
- [14:36:47] Block-level synthesis in progress, 10 of 76 jobs complete, 7 jobs running.
- [14:37:27] Block-level synthesis in progress, 10 of 76 jobs complete, 7 jobs running.
- [14:38:09] Block-level synthesis in progress, 10 of 76 jobs complete, 8 jobs running.
- [14:38:49] Block-level synthesis in progress, 10 of 76 jobs complete, 8 jobs running.
- [14:39:35] Block-level synthesis in progress, 11 of 76 jobs complete, 7 jobs running.
- [14:40:14] Block-level synthesis in progress, 11 of 76 jobs complete, 7 jobs running.
- [14:40:56] Block-level synthesis in progress, 11 of 76 jobs complete, 8 jobs running.
- [14:41:27] Block-level synthesis in progress, 11 of 76 jobs complete, 8 jobs running.
- [14:42:19] Block-level synthesis in progress, 16 of 76 jobs complete, 3 jobs running.
- [14:42:55] Block-level synthesis in progress, 17 of 76 jobs complete, 3 jobs running.
- [14:43:39] Block-level synthesis in progress, 17 of 76 jobs complete, 7 jobs running.
- [14:44:16] Block-level synthesis in progress, 17 of 76 jobs complete, 8 jobs running.
- [14:45:00] Block-level synthesis in progress, 18 of 76 jobs complete, 7 jobs running.
- [14:45:38] Block-level synthesis in progress, 20 of 76 jobs complete, 5 jobs running.
- [14:46:24] Block-level synthesis in progress, 20 of 76 jobs complete, 7 jobs running.
- [14:47:00] Block-level synthesis in progress, 20 of 76 jobs complete, 8 jobs running.
- [14:47:47] Block-level synthesis in progress, 21 of 76 jobs complete, 7 jobs running.
- [14:48:24] Block-level synthesis in progress, 21 of 76 jobs complete, 7 jobs running.
- [14:49:09] Block-level synthesis in progress, 21 of 76 jobs complete, 8 jobs running.
- [14:49:45] Block-level synthesis in progress, 21 of 76 jobs complete, 8 jobs running.

- [14:50:28] Block-level synthesis in progress, 22 of 76 jobs complete, 7 jobs running.
- [14:51:07] Block-level synthesis in progress, 22 of 76 jobs complete, 7 jobs running.
- [14:51:51] Block-level synthesis in progress, 26 of 76 jobs complete, 4 jobs running.
- [14:52:29] Block-level synthesis in progress, 26 of 76 jobs complete, 4 jobs running.
- [14:53:11] Block-level synthesis in progress, 26 of 76 jobs complete, 8 jobs running.
- [14:53:48] Block-level synthesis in progress, 28 of 76 jobs complete, 6 jobs running.
- [14:54:33] Block-level synthesis in progress, 28 of 76 jobs complete, 6 jobs running.
- [14:55:10] Block-level synthesis in progress, 29 of 76 jobs complete, 7 jobs running.
- [14:55:56] Block-level synthesis in progress, 31 of 76 jobs complete, 5 jobs running.
- [14:56:34] Block-level synthesis in progress, 31 of 76 jobs complete, 6 jobs running.
- [14:57:19] Block-level synthesis in progress, 31 of 76 jobs complete, 8 jobs running.
- [14:57:55] Block-level synthesis in progress, 32 of 76 jobs complete, 7 jobs running.
- [14:58:42] Block-level synthesis in progress, 32 of 76 jobs complete, 7 jobs running.
- [14:59:22] Block-level synthesis in progress, 32 of 76 jobs complete, 8 jobs running.
- [15:00:07] Block-level synthesis **in** progress, 34 **of** 76 jobs complete, 6 jobs running.
- [15:00:47] Block-level synthesis in progress, 34 of 76 jobs complete, 6 jobs running.
- [15:01:32] Block-level synthesis in progress, 35 of 76 jobs complete, 7 jobs running.
- [15:02:10] Block-level synthesis in progress, 35 of 76 jobs complete, 7 jobs running.
- [15:02:55] Block-level synthesis in progress, 35 of 76 jobs complete, 8 jobs running.
- [15:03:32] Block-level synthesis in progress, 35 of 76 jobs complete, 8 jobs running.
- [15:04:23] Block-level synthesis in progress, 37 of 76 jobs

- complete, 6 jobs running.
- [15:05:00] Block-level synthesis in progress, 37 of 76 jobs complete, 6 jobs running.
- [15:05:47] Block-level synthesis in progress, 39 of 76 jobs complete, 6 jobs running.
- [15:06:23] Block-level synthesis in progress, 39 of 76 jobs complete, 7 jobs running.
- [15:07:07] Block-level synthesis in progress, 39 of 76 jobs complete, 8 jobs running.
- [15:07:43] Block-level synthesis in progress, 40 of 76 jobs complete, 7 jobs running.
- [15:08:28] Block-level synthesis in progress, 40 of 76 jobs complete, 7 jobs running.
- [15:09:09] Block-level synthesis in progress, 40 of 76 jobs complete, 8 jobs running.
- [15:09:53] Block-level synthesis **in** progress, 42 **of** 76 jobs complete, 6 jobs running.
- [15:10:33] Block-level synthesis in progress, 42 of 76 jobs complete, 6 jobs running.
- [15:11:17] Block-level synthesis in progress, 42 of 76 jobs complete, 8 jobs running.
- [15:12:00] Block-level synthesis in progress, 43 of 76 jobs complete, 7 jobs running.
- [15:12:48] Block-level synthesis in progress, 43 of 76 jobs complete, 7 jobs running.
- [15:13:30] Block-level synthesis in progress, 44 of 76 jobs complete, 7 jobs running.
- [15:14:29] Block-level synthesis in progress, 45 of 76 jobs complete, 6 jobs running.
- [15:15:09] Block-level synthesis in progress, 45 of 76 jobs complete, 7 jobs running.
- [15:15:54] Block-level synthesis in progress, 45 of 76 jobs complete, 8 jobs running.
- [15:16:32] Block-level synthesis **in** progress, 45 **of** 76 jobs complete, 8 jobs running.
- [15:17:20] Block-level synthesis **in** progress, 46 **of** 76 jobs complete, 7 jobs running.
- [15:17:58] Block-level synthesis in progress, 47 of 76 jobs complete, 6 jobs running.
- [15:18:46] Block-level synthesis in progress, 47 of 76 jobs complete, 7 jobs running.

- [15:19:24] Block-level synthesis in progress, 48 of 76 jobs complete, 7 jobs running.
- [15:20:08] Block-level synthesis in progress, 48 of 76 jobs complete, 7 jobs running.
- [15:20:47] Block-level synthesis in progress, 48 of 76 jobs complete, 8 jobs running.
- [15:21:32] Block-level synthesis in progress, 49 of 76 jobs complete, 7 jobs running.
- [15:22:10] Block-level synthesis in progress, 50 of 76 jobs complete, 6 jobs running.
- [15:22:56] Block-level synthesis in progress, 50 of 76 jobs complete, 7 jobs running.
- [15:23:34] Block-level synthesis in progress, 51 of 76 jobs complete, 7 jobs running.
- [15:24:23] Block-level synthesis in progress, 51 of 76 jobs complete, 7 jobs running.
- [15:25:02] Block-level synthesis in progress, 52 of 76 jobs complete, 7 jobs running.
- [15:25:46] Block-level synthesis in progress, 52 of 76 jobs complete, 7 jobs running.
- [15:26:25] Block-level synthesis in progress, 52 of 76 jobs complete, 8 jobs running.
- [15:27:11] Block-level synthesis in progress, 52 of 76 jobs complete, 8 jobs running.
- [15:27:52] Block-level synthesis in progress, 53 of 76 jobs complete, 7 jobs running.
- [15:28:36] Block-level synthesis in progress, 53 of 76 jobs complete, 7 jobs running.
- [15:29:15] Block-level synthesis **in** progress, 53 **of** 76 jobs complete, 8 jobs running.
- [15:29:59] Block-level synthesis in progress, 53 of 76 jobs complete, 8 jobs running.
- [15:30:38] Block-level synthesis in progress, 54 of 76 jobs complete, 7 jobs running.
- [15:31:23] Block-level synthesis in progress, 55 of 76 jobs complete, 6 jobs running.
- [15:32:01] Block-level synthesis in progress, 56 of 76 jobs complete, 6 jobs running.
- [15:32:44] Block-level synthesis in progress, 56 of 76 jobs complete, 7 jobs running.
- [15:33:25] Block-level synthesis in progress, 57 of 76 jobs

- complete, 7 jobs running.
- [15:34:10] Block-level synthesis in progress, 58 of 76 jobs complete, 6 jobs running.
- [15:34:48] Block-level synthesis in progress, 58 of 76 jobs complete, 6 jobs running.
- [15:35:31] Block-level synthesis in progress, 58 of 76 jobs complete, 8 jobs running.
- [15:36:10] Block-level synthesis in progress, 59 of 76 jobs complete, 7 jobs running.
- [15:36:54] Block-level synthesis in progress, 60 of 76 jobs complete, 6 jobs running.
- [15:37:34] Block-level synthesis in progress, 61 of 76 jobs complete, 6 jobs running.
- [15:38:19] Block-level synthesis in progress, 62 of 76 jobs complete, 6 jobs running.
- [15:38:58] Block-level synthesis **in** progress, 62 **of** 76 jobs complete, 7 jobs running.
- [15:39:41] Block-level synthesis in progress, 63 of 76 jobs complete, 7 jobs running.
- [15:40:20] Block-level synthesis **in** progress, 63 **of** 76 jobs complete, 7 jobs running.
- [15:41:05] Block-level synthesis **in** progress, 65 **of** 76 jobs complete, 6 jobs running.
- [15:41:45] Block-level synthesis in progress, 67 of 76 jobs complete, 4 jobs running.
- [15:42:29] Block-level synthesis **in** progress, 67 **of** 76 jobs complete, 6 jobs running.
- [15:43:07] Block-level synthesis in progress, 68 of 76 jobs complete, 5 jobs running.
- [15:43:54] Block-level synthesis in progress, 69 of 76 jobs complete, 4 jobs running.
- [15:44:33] Block-level synthesis in progress, 69 of 76 jobs complete, 4 jobs running.
- [15:45:20] Block-level synthesis in progress, 69 of 76 jobs complete, 5 jobs running.
- [15:45:58] Block-level synthesis **in** progress, 70 **of** 76 jobs complete, 4 jobs running.
- [15:46:45] Block-level synthesis in progress, 72 of 76 jobs complete, 2 jobs running.
- [15:47:25] Block-level synthesis in progress, 72 of 76 jobs complete, 3 jobs running.

- [15:48:11] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
- [15:48:50] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
- [15:49:38] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
- [15:50:17] Block-level synthesis in progress, 73 of 76 jobs complete, 2 jobs running.
- [15:51:05] Block-level synthesis in progress, 74 of 76 jobs complete, 1 job running.
- [15:51:44] Block-level synthesis in progress, 74 of 76 jobs complete, 1 job running.
- [15:52:30] Block-level synthesis in progress, 74 of 76 jobs complete, 2 jobs running.
- [15:53:09] Block-level synthesis **in** progress, 74 **of** 76 jobs complete, 2 jobs running.
- [15:53:56] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:54:36] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:55:23] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:56:03] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:56:50] Block-level synthesis **in** progress, 75 **of** 76 jobs complete, 1 job running.
- [15:57:30] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:58:17] Block-level synthesis **in** progress, 75 **of** 76 jobs complete, 1 job running.
- [15:58:57] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [15:59:44] Block-level synthesis in progress, 75 of 76 jobs complete, 1 job running.
- [16:00:25] Block-level synthesis in progress, 76 of 76 jobs complete, 0 jobs running.
- [16:01:12] Block-level synthesis in progress, 76 of 76 jobs complete, 0 jobs running.
- [16:01:51] Top-level synthesis in progress.
- [16:02:37] Top-level synthesis in progress.
- [16:03:17] Top-level synthesis in progress.

```
239
       [16:04:05] Top-level synthesis in progress.
240
       [16:04:45] Top-level synthesis in progress.
241
       [16:05:32] Top-level synthesis in progress.
242
       [16:06:12] Top-level synthesis in progress.
       [16:06:59] Top-level synthesis in progress.
243
       [16:07:39] Top-level synthesis in progress.
244
       [16:08:25] Top-level synthesis in progress.
245
       [16:09:05] Top-level synthesis in progress.
246
247
       [16:09:53] Top-level synthesis in progress.
248
       [16:10:33] Top-level synthesis in progress.
       [16:11:19] Top-level synthesis in progress.
249
       [16:12:00] Top-level synthesis in progress.
250
       [16:12:47] Top-level synthesis in progress.
251
252
       [16:13:28] Top-level synthesis in progress.
253
       [16:14:14] Top-level synthesis in progress.
254
       [16:14:55] Run vpl: Step synth: Completed
255
       [16:14:55] Run vpl: Step impl: Started
       [17:21:17] Finished 2nd of 6 tasks (FPGA linking synthesized
256
          kernels to platform). Elapsed time: 03h 35m 19s
257
       [17:21:17] Starting logic optimization...
258
259
       [17:28:46] Phase 1 Generate And Synthesize MIG Cores
260
       [18:06:40] Phase 2 Generate And Synthesize Debug Cores
       [18:39:02] Phase 3 Retarget
261
       [18:42:09] Phase 4 Constant propagation
262
263
       [18:43:40] Phase 5 Sweep
264
       [18:48:13] Phase 6 BUFG optimization
       [18:50:31] Phase 7 Shift Register Optimization
265
       [18:51:23] Phase 8 Post Processing Netlist
266
       [19:05:36] Finished 3rd of 6 tasks (FPGA logic optimization).
267
          Elapsed time: 01h 44m 19s
268
269
       [19:05:36] Starting logic placement..
270
       [19:13:05] Phase 1 Placer Initialization
271
       [19:13:05] Phase 1.1 Placer Initialization Netlist Sorting
272
       [19:24:00] Phase 1.2 IO Placement/ Clock Placement/ Build Placer
          Device
273
       [19:33:45] Phase 1.3 Build Placer Netlist Model
       [19:48:26] Phase 1.4 Constrain Clocks/Macros
274
275
       [19:49:37] Phase 2 Global Placement
       [19:49:37] Phase 2.1 Floorplanning
276
```

```
[19:52:57] Phase 2.1.1 Partition Driven Placement
277
278
       [19:54:10] Phase 2.1.1.1 PBP: Partition Driven Placement
279
       [19:56:29] Phase 2.1.1.2 PBP: Clock Region Placement
280
       [20:02:10] Phase 2.1.1.3 PBP: Compute Congestion
281
       [20:03:00] Phase 2.1.1.4 PBP: UpdateTiming
282
       [20:04:57] Phase 2.1.1.5 PBP: Add part constraints
       [20:06:31] Phase 2.2 Update Timing before SLR Path Opt
283
       [20:07:16] Phase 2.3 Global Placement Core
284
       [20:37:16] Phase 2.3.1 Physical Synthesis In Placer
285
286
       [20:53:43] Phase 3 Detail Placement
       [20:53:43] Phase 3.1 Commit Multi Column Macros
287
       [20:54:25] Phase 3.2 Commit Most Macros & LUTRAMs
288
       [21:01:25] Phase 3.3 Small Shape DP
289
290
       [21:01:25] Phase 3.3.1 Small Shape Clustering
291
       [21:04:30] Phase 3.3.2 Flow Legalize Slice Clusters
       [21:04:30] Phase 3.3.3 Slice Area Swap
292
293
       [21:11:21] Phase 3.4 Place Remaining
294
       [21:12:11] Phase 3.5 Re—assign LUT pins
295
       [21:14:31] Phase 3.6 Pipeline Register Optimization
296
       [21:14:31] Phase 3.7 Fast Optimization
       [21:19:53] Phase 4 Post Placement Optimization and Clean-Up
297
       [21:19:53] Phase 4.1 Post Commit Optimization
298
299
       [21:31:42] Phase 4.1.1 Post Placement Optimization
       [21:32:36] Phase 4.1.1.1 BUFG Insertion
300
       [21:32:36] Phase 1 Physical Synthesis Initialization
301
302
       [21:35:44] Phase 4.1.1.2 BUFG Replication
303
       [21:37:58] Phase 4.1.1.3 Replication
304
       [21:45:40] Phase 4.2 Post Placement Cleanup
       [21:46:34] Phase 4.3 Placer Reporting
305
       [21:46:34] Phase 4.3.1 Print Estimated Congestion
306
       [21:48:06] Phase 4.4 Final Placement Cleanup
307
308
       [23:11:30] Finished 4th of 6 tasks (FPGA logic placement). Elapsed
          time: 04h 05m 54s
309
310
       [23:11:30] Starting logic routing...
       [23:17:48] Phase 1 Build RT Design
311
312
       [23:29:35] Phase 2 Router Initialization
       [23:30:20] Phase 2.1 Fix Topology Constraints
313
       [23:30:20] Phase 2.2 Pre Route Cleanup
314
315
       [23:31:12] Phase 2.3 Global Clock Net Routing
       [23:34:27] Phase 2.4 Update Timing
316
```

```
317
       [23:50:21] Phase 2.5 Update Timing for Bus Skew
       [23:50:21] Phase 2.5.1 Update Timing
318
319
       [23:55:51] Phase 3 Initial Routing
320
       [23:55:51] Phase 3.1 Global Routing
321
       [00:01:38] Phase 4 Rip—up And Reroute
       [00:01:38] Phase 4.1 Global Iteration 0
322
       [00:26:30] Phase 4.2 Global Iteration 1
323
       [00:42:54] Phase 4.3 Global Iteration 2
324
       [00:49:50] Phase 5 Delay and Skew Optimization
325
326
       [00:49:50] Phase 5.1 Delay CleanUp
       [00:49:50] Phase 5.1.1 Update Timing
327
328
       [00:57:25] Phase 5.2 Clock Skew Optimization
329
       [00:58:06] Phase 6 Post Hold Fix
330
       [00:58:06] Phase 6.1 Hold Fix Iter
       [00:58:06] Phase 6.1.1 Update Timing
331
       [01:05:00] Phase 7 Route finalize
332
333
       [01:05:00] Phase 8 Verifying routed nets
       [01:06:36] Phase 9 Depositing Routes
334
335
       [01:11:24] Phase 10 Route finalize
336
       [01:11:24] Phase 11 Post Router Timing
337
       [01:19:46] Finished 5th of 6 tasks (FPGA routing). Elapsed time:
          02h 08m 16s
338
       [01:19:46] Starting bitstream generation...
339
       [03:21:47] Creating bitmap...
340
341
       [04:13:14] Writing bitstream
          ./pfm top i dynamic region my rm partial.bit...
342
       [04:13:14] Finished 6th of 6 tasks (FPGA bitstream generation).
          Elapsed time: 02h 53m 27s
       [04:18:56] Run vpl: Step impl: Completed
343
       [04:19:10] Run vpl: FINISHED. Run Status: impl Complete!
344
345
       INFO: [v++60-1441] [04:19:53] Run run link: Step vpl: Completed
       Time (s): cpu = 00:59:51; elapsed = 14:34:08. Memory (MB): peak = 14:34:08
346
          1585.129; gain = 0.000; free physical = 137289; free virtual
          = 172885
       INFO: [v++60-1443] [04:19:53] Run run link: Step rtdgen: Started
347
348
       INFO: [v++60-1453] Command Line: rtdgen
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
349
       INFO: [v++60-991] clock name 'clkwiz kernel clk out1' (clock ID
350
          '0') is being mapped to clock name 'DATA CLK' in the xclbin
       INFO: [v++60-991] clock name 'clkwiz kernel2 clk out1' (clock ID
351
```

```
'1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
       INFO: [v++60-1230] The compiler selected the following frequencies
352
          for the runtime controllable kernel clock(s) and scalable system
          clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300,
          Kernel (KERNEL) clock: clkwiz kernel2 clk out1 = 500
353
       INFO: [v++60-1453] Command Line: cf2sw -a
          /iu_home/iu7036/_x/link/int/address_map.xml-sdsl
          /iu home/iu7036/ x/link/int/sdsl.dat —xclbin
          /iu_home/iu7036/_x/link/int/xclbin_orig.xml-rtd
          /iu_home/iu7036/_x/link/int/vinc.rtd —o
          /iu_home/iu7036/_x/link/int/vinc.xml
       INFO: [v++60-1652] Cf2sw returned exit code: 0
354
       INFO: [v++60-2311]
355
          HPISystem\, Diagram:: write System\, Diagram\, After Running\, Vivado\ ,
          rtdInputFilePath: /iu home/iu7036/ x/link/int/vinc.rtd
       INFO: [v++60-2312]
356
          HPISystem Diagram: writeSystem Diagram After Running Vivado,
          system Diagram Output File Path:
          /iu home/iu7036/ x/link/int/systemDiagramModelSIrBaseAddress.json
       INFO: [v++60-1618] Launching
357
       INFO: [v++60-1441] [04:20:13] Run run link: Step rtdgen: Completed
358
       Time (s): cpu = 00:00:18; elapsed = 00:00:20. Memory (MB): peak = 00:00:20
359
          1585.129 ; gain = 0.000 ; free physical = 137288 ; free virtual
          = 172885
360
       INFO: [v++60-1443] [04:20:13] Run run_link: Step xclbinutil:
          Started
       INFO: [v++60-1453] Command Line: xclbinutil —add—section
361
          DEBUG_IP_LAYOUT: JSON: /iu_home/iu7036 / _x/link /int/debug_ip_layout.rtd
          -add-section
          BITSTREAM: RAW: /iu_home/iu7036/_x/link/int/partial.bit —force
          —target hw —key-value SYS:dfx enable:true —add-section
          :JSON:/iu home/iu7036/ x/link/int/vinc.rtd —append—section
          : JSON:/iu_home/iu7036/_x/link/int/appendSection.rtd
          —add—section
          CLOCK FREQ TOPOLOGY: JSON: /iu_home/iu7036/_x/link/int/vinc_xml.rtd
          -add-section
          BUILD METADATA: JSON: /iu home/iu7036 / x/link/int/vinc build.rtd
          —add—section
          EMBEDDED METADATA: RAW: /iu home/iu7036/ x/link/int/vinc.xml
          ——add—section
          SYSTEM_METADATA:RAW:/iu_home/iu7036/_x/link/int/systemDiagramMode|SIrE
```

```
—output /iu home/iu7036/workspace/zayts/vinc.xclbin
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
362
       XRT Build Version: 2.8.743 (2020.2)
363
364
       Build Date: 2020-11-16 00:19:11
       Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
365
       Creating a default 'in-memory' xclbin image.
366
367
368
       Section: 'DEBUG IP LAYOUT'(9) was successfully added.
369
       Size
             : 440 bytes
370
       Format : JSON
       File : '/iu_home/iu7036/_x/link/int/debug_ip_layout.rtd'
371
372
373
       Section: 'BITSTREAM'(0) was successfully added.
374
       Size
             : 44676646 bytes
375
       Format: RAW
376
            : '/iu home/iu7036/ x/link/int/partial.bit'
377
       Section: 'MEM TOPOLOGY'(6) was successfully added.
378
379
       Format : JSON
380
       File
            : 'mem topology'
381
382
       Section: 'IP LAYOUT'(8) was successfully added.
383
       Format : JSON
384
       File : 'ip layout'
385
386
       Section: 'CONNECTIVITY' (7) was successfully added.
387
       Format : JSON
       File : 'connectivity'
388
389
       Section: 'CLOCK_FREQ_TOPOLOGY' (11) was successfully added.
390
391
       Size: 274 bytes
392
       Format : JSON
393
       File : '/iu_home/iu7036/_x/link/int/vinc_xml.rtd'
394
395
       Section: 'BUILD METADATA' (14) was successfully added.
396
       Size
             : 3100 bytes
397
       Format : JSON
398
       File : '/iu_home/iu7036/_x/link/int/vinc_build.rtd'
399
400
       Section: 'EMBEDDED METADATA'(2) was successfully added.
401
       Size: 3182 bytes
```

```
402
       Format: RAW
403
            : '/iu home/iu7036/ x/link/int/vinc.xml'
404
405
       Section: 'SYSTEM METADATA' (22) was successfully added.
406
             : 6310 bytes
407
       Format: RAW
       File
408
          '/iu home/iu7036/ x/link/int/systemDiagramModelSlrBaseAddress.json
409
410
       Section: 'IP LAYOUT'(8) was successfully appended to.
       Format : JSON
411
       File : 'ip layout'
412
       Successfully wrote (44700519 bytes) to the output file:
413
          /iu home/iu7036/workspace/zayts/vinc.xclbin
414
       Leaving xclbinutil.
       INFO: [v++60-1441] [04:20:15] Run run link: Step xclbinutil:
415
          Completed
       Time (s): cpu = 00:00:00.76; elapsed = 00:00:03. Memory (MB):
416
          peak = 1585.129; gain = 0.000; free physical = 137174; free
          virtual = 172856
       INFO: [v++60-1443] [04:20:15] Run run link: Step xclbinutilinfo:
417
          Started
418
       INFO: [v++60-1453] Command Line: xclbinutil —quiet —force —info
          /iu home/iu7036/workspace/zayts/vinc.xclbin.info — input
          /iu home/iu7036/workspace/zayts/vinc.xclbin
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
419
420
       INFO: [v++60-1441] [04:20:20] Run run link: Step xclbinutilinfo:
          Completed
       Time (s): cpu = 00:00:04; elapsed = 00:00:05. Memory (MB): peak = 00:00:05
421
          1585.129; gain = 0.000; free physical = 137197; free virtual
          = 172879
422
       INFO: [v++60-1443] [04:20:20] Run run link: Step
          generate sc driver: Started
423
       INFO: [v++60-1453] Command Line:
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
424
       INFO: [v++60-1441] [04:20:20] Run run link: Step
425
          generate sc driver: Completed
       Time (s): cpu = 00:00:00; elapsed = 00:00:00.07. Memory (MB):
426
          peak = 1585.129; gain = 0.000; free physical = 137196; free
          virtual = 172878
       INFO: [v++60-244] Generating system estimate report...
427
```

```
428
       INFO: [v++60-1092] Generated system estimate report:
          /iu home/iu7036/ x/reports/link/system estimate vinc.xtxt
       INFO: [v++60-586] Created /iu_home/iu7036/workspace/zayts/vinc.ltx
429
       INFO: [v++60-586] Created
430
          /iu home/iu7036/workspace/zayts/vinc.xclbin
431
       INFO: [v++60-1307] Run completed. Additional information can be
          found in:
       Guidance:
432
          /iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html
       Timing Report:
433
          /iu home/iu7036/ x/reports/link/imp/impl 1 xilinx u200 xdma 201830 2
       Vivado Log: /iu home/iu7036/_x/logs/link/vivado.log
434
       Steps Log File: /iu_home/iu7036/_x/logs/link/link.steps.log
435
436
437
       INFO: [v++60-2343] Use the vitis analyzer tool to visualize and
          navigate the relevant reports. Run the following command.
       vitis analyzer
438
          /iu home/iu7036/workspace/zayts/vinc.xclbin.link summary
       INFO: [v++60-791] Total elapsed time: 14h 38m 41s
439
       INFO: [v++60-1653] Closing dispatch client.
440
```

Листинг 2.5 – Содержимое файла vinc.xclbin.info для измененного проекта

```
1
2
3
      XRT Build Version: 2.8.743 (2020.2)
       Build Date: 2020-11-16 00:19:11
4
5
      Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
6
7
       xclbin Information
8
9
       Generated by:
                                v++ (2020.2) on 2020-11-18-05:13:29
10
       Version:
                                2.8.743
                                rtl kernel wizard 2
11
       Kernels:
12
       Signature:
       Content:
13
                                Bitstream
      UUID (xclbin):
                                7169bb39-e284-40f9-8b54-7d7eefa39744
14
       Sections:
                                DEBUG IP LAYOUT, BITSTREAM, MEM TOPOLOGY,
15
         IP LAYOUT,
      CONNECTIVITY, CLOCK FREQ TOPOLOGY, BUILD METADATA,
16
      EMBEDDED METADATA, SYSTEM METADATA,
17
18
      GROUP CONNECTIVITY, GROUP TOPOLOGY
```

```
19
       Hardware Platform (Shell) Information
20
21
22
       Vendor:
                                  xilinx
23
       Board:
                                  u200
24
       Name:
                                  xdma
       Version:
                                  201830.2
25
26
       Generated Version:
                                  Vivado 2018.3 (SW Build: 2568420)
                                  Tue Jun 25 06:55:20 2019
27
       Created:
28
       FPGA Device:
                                  xcu200
       Board Vendor:
                                  xilinx com
29
       Board Name:
                                  xilinx.com:au200:1.0
30
       Board Part:
                                  xilinx.com:au200:part0:1.0
31
                                  xilinx u200 xdma_201830_2
32
       Platform VBNV:
33
       Static UUID:
                                  c102e7af-b2b8-4381-992b-9a00cc3863eb
       Feature ROM TimeStamp:
                                  1561465320
34
35
       Clocks
36
37
38
       Name:
                   DATA CLK
       Index:
39
       Type:
                   DATA
40
       Frequency: 300 MHz
41
42
                   KERNEL_CLK
43
       Name:
44
       Index:
                   1
       Type:
                   KERNEL
45
46
       Frequency: 500 MHz
47
       Memory Configuration
48
49
       Name:
                       bank0
50
       Index:
                      0
51
52
       Type:
                      MEM DDR4
53
       Base Address: 0x400000000
       Address Size: 0x400000000
54
55
       Bank Used:
                      Nο
56
57
       Name:
                      bank1
58
       Index:
                       1
```

MEM DDR4

59

Type:

Base Address:	0x500000000	
Address Size:	0×40000000	
Bank Used:	Yes	
Name:	bank2	
Index:	2	
Type:	MEM_DDR4	
Base Address:	0×600000000	
Address Size:	0×40000000	
Bank Used:	No	
Name :	bank3	
Index:	3	
Type:	MEM_DDR4	
Base Address:	<del>_</del>	
Address Size:	0×40000000	
Bank Used:	No	
Name :	PLRAM[0]	
Index :	4	
Type:	MEM DRAM	
Base Address:	<del>_</del>	
Address Size:	0×20000	
Bank Used:	No	
Name :	PLRAM[1]	
Index :	5	
Type:	MEM_DRAM	
Base Address:		
Address Size:		
Bank Used:	No	
Name :	PLRAM[2]	
Index :	6	
Type:	MEM DRAM	
Base Address:	<del>_</del>	
Address Size:		
· ·	No	

```
101
       Definition
102
103
       Signature: rtl_kernel_wizard_2 (uint scalar00, int* axi00_ptr0)
104
105
       Ports
106
107
       Port:
                        s axi control
       Mode:
108
                        slave
109
       Range (bytes): 0x1000
110
       Data Width:
                       32 bits
111
       Port Type:
                        addressable
112
113
       Port:
                        m00 axi
114
       Mode:
                        master
115
       Data Width:
                        512 bits
116
117
       Port Type:
                        addressable
118
119
120
       Instance:
                          vinc0
121
       Base Address: 0x1800000
122
123
       Argument:
                            scalar00
124
       Register Offset:
                            0 \times 010
125
       Port:
                            s_axi_control
126
       Memory:
                            <not applicable>
127
128
       Argument:
                            axi00 ptr0
129
       Register Offset:
                            0x018
                            m00_axi
130
       Port:
131
                            bank1 (MEM DDR4)
       Memory:
132
133
134
       Instance:
                          vinc1
       Base Address: 0x1810000
135
136
137
       Argument:
                            scalar00
       Register Offset:
138
                            0 \times 010
139
       Port:
                            s axi control
140
       Memory:
                            <not applicable>
141
```

```
142
       Argument:
                           axi00 ptr0
143
       Register Offset:
                           0 \times 018
144
       Port:
                           m00 axi
145
       Memory:
                           bank1 (MEM DDR4)
146
147
       Generated By
148
149
       Command:
                       v++
150
       Version:
                       2020.2 - 2020-11-18-05:13:29 (SW BUILD: 0)
151
       Command Line: v++ — config
          /iu home/iu7036/workspace/zayts/zayts project2.cfg
          -connectivity.nk rtl kernel wizard 2:2:vinc0.vinc1
          —connectivity.slr vinc0:SLR1 —connectivity.sp
          vinc0.m00 axi:DDR[1] — input files
          /iu home/iu7036/workspace/zayts/zayts project kernels/src/vitis rt | ke
          —link —optimize 0 —output
          /iu home/iu7036/workspace/zayts/vinc.xclbin — platform
          xilinx_u200_xdma_201830_2 — report_level 0 — target hw
          ---vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
          —vivado prop
          run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
          —vivado.prop run.impl 1.STEPS.PHYS OPT DESIGN.IS ENABLED=true
          —vivado prop
          run.impl 1.STEPS.PHYS OPT DESIGN.ARGS.DIRECTIVE=AggressiveExplore
          —vivado prop
          run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
152
       Options:
                      —config
          /iu home/iu7036/workspace/zayts/zayts project2.cfg
153
       — connectivity.nk rtl kernel wizard 2:2: vinc0. vinc1
154
       -connectivity.slr vinc0:SLR1
       —connectivity.sp vinc0.m00 axi:DDR[1]
155
156
       —input files
          /iu_home/iu7036/workspace/zayts/zayts_project_kernels/src/vitis_rt|_ke
       ——link
157
158
       -optimize 0
       -output /iu home/iu7036/workspace/zayts/vinc.xclbin
159
160
       —platform xilinx_u200 xdma 201830 2
       -report_level 0
161
162
       —target hw
163
       —vivado.prop run.impl 1.STEPS.OPT DESIGN.ARGS.DIRECTIVE=Explore
       ---vivado.prop run.impl 1.STEPS.PLACE DESIGN.ARGS.DIRECTIVE=Explore
164
```

```
165
       ---vivado prop run impl 1 STEPS PHYS OPT DESIGN IS ENABLED=true
166
       —vivado prop
          run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
       ---vivado.prop run.impl 1.STEPS.ROUTE DESIGN.ARGS.DIRECTIVE=Explore
167
168
169
       User Added Key Value Pairs
170
171
       <empty>
172
```

## Листинг 2.6 – Содержимое файла v++ vinc.log для измененного проекта

```
INFO: [v++60-1306] Additional information associated with this v++
1
         link can be found at:
2
      Reports: /iu home/iu7036/ x/reports/link
3
      Log files: /iu_home/iu7036/_x/logs/link
      INFO: [v++60-1548] Creating build summary session with primary
4
         output /iu home/iu7036/workspace/zayts/vinc.xclbin.link summary,
         at Mon Nov 22 21:12:49 2021
      INFO: [v++60-1316] Initiating connection to rulecheck server, at
5
         Mon Nov 22 21:12:50 2021
6
      INFO: [v++60-1315] Creating rulecheck session with output
         '/iu home/iu7036/ x/reports/link/v++ link vinc guidance.html',
         at Mon Nov 22 21:13:08 2021
      INFO: [v++60-895]
7
                           Target platform:
         opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830
      INFO: [v++60-1578]
                          This platform contains Device Support Archive
8
         '/opt/xilinx/platforms/xilinx_u200_xdma_201830_2/hw/xilinx_u200_xdma_2
      INFO: [v++74-74] Compiler Version string: 2020.2
9
      INFO: [v++60-1302] Platform 'xilinx u200 xdma 201830 2.xpfm' has
10
         been explicitly enabled for this release.
      INFO: [v++60-629] Linking for hardware target
11
      INFO: [v++60-423] Target device: xilinx u200 xdma 201830 2
12
      INFO: [v++60-1332] Run 'run_link' status: Not started
13
      INFO: [v++60-1443] [21:14:14] Run run link: Step system link:
14
         Started
      INFO: [v++60-1453] Command Line: system link —xo
15
         /iu home/iu7036/workspace/zayts/zayts project kernels/src/vitis rt ke
         —config /iu home/iu7036/ x/link/int/syslinkConfig.ini —xpfm
         opt/xilinx/platforms/xilinx u200 xdma 201830 2/xilinx u200 xdma 201830
         —target hw —output_dir /iu_home/iu7036/_x/link/int —temp_dir
         /iu home/iu7036/ x/link/sys link
```

```
INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
16
      INFO: [SYSTEM LINK 60-1316] Initiating connection to rulecheck
17
         server, at Mon Nov 22 21:14:30 2021
      INFO: [SYSTEM LINK 82-70] Extracting xo v3 file
18
         /iu home/iu7036/workspace/zayts/zayts project kernels/src/vitis rt∥ ke
      INFO: [SYSTEM LINK 82-53] Creating IP database
19
         /iu home/iu7036/ x/link/sys link/ sysl/.cdb/xd ip db.xml
      INFO: [SYSTEM LINK 82-38] [21:14:33] build xd ip db started:
20
         /data/Xilinx/Vitis/2020.2/bin/build xd ip db —ip search 0
         -sds-pf
         /iu home/iu7036/ x/link/sys link/xilinx u200 xdma 201830 2.hpfm
         -clkid 0 -ip
         /iu_home/iu7036/_x/link/sys_link/iprepo/mycompany_com_kernel_rtl_kernel
         -o /iu home / iu 7036 / x / link / sys_link / sysl / .cdb / xd_ip_db.xml
      INFO: [SYSTEM LINK 82-37] [21:15:09] build xd ip db finished
21
         successfully
      Time (s): cpu = 00.00.37; elapsed = 00.00.36. Memory (MB): peak =
22
         1557.895; gain = 0.000; free physical = 122364; free virtual
         = 156431
      INFO: [SYSTEM LINK 82-51] Create system connectivity graph
23
      INFO: [SYSTEM LINK 82-102] Applying explicit connections to the
24
         system connectivity graph:
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml
      INFO: [SYSTEM\_LINK\ 82-38]\ [21:15:10] cfgen started:
25
         /data/Xilinx/Vitis/2020.2/bin/cfgen —nk
         rtl kernel wizard 2:2:vinc0.vinc1 —slr vinc0:SLR1 —sp
         vinc0.m00 axi:DDR[1] -dmclkid 0 -r
         /iu home/iu7036/ x/link/sys link/sysl/.cdb/xd ip db.xml-o
         /iu_home/iu7036/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
      INFO: [CFGEN 83-0] Kernel Specs:
26
                          kernel: rtl kernel wizard 2, num: 2 {vinc0
27
      INFO: [CFGEN 83-0]
         vinc1 }
      INFO: [CFGEN 83-0] Port Specs:
28
      INFO: [CFGEN 83-0]
                           kernel: vinc0 , k_port: m00_axi, sptag: DDR[1]
29
      INFO: [CFGEN 83-0] SLR Specs:
30
      INFO: [CFGEN 83-0]
                           instance: vinc0 , SLR: SLR1
31
32
      INFO: [CFGEN 83-2228] Creating mapping for argument
         vinc0.axi00 ptr0 to DDR[1] for directive vinc0.m00 axi:DDR[1]
      INFO: [CFGEN 83-2226] Inferring mapping for argument
33
         vinc1.axi00 ptr0 to DDR[1]
      INFO: [SYSTEM LINK 82-37] [21:15:43] cfgen finished successfully
34
```

```
Time (s): cpu = 00:00:32; elapsed = 00:00:33. Memory (MB): peak = 00:00:33
35
         1557.895; gain = 0.000; free physical = 122290; free virtual
         = 156373
      INFO: [SYSTEM LINK 82-52] Create top-level block diagram
36
37
      INFO: [SYSTEM LINK 82-38] [21:15:43] cf2bd started:
         /data/Xilinx/Vitis/2020.2/bin/cf2bd — linux — trace buffer 1024
         —input file
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml
         —ip db /iu home/iu7036/ x/link/sys link/ sysl/.cdb/xd ip db.xml
         —cf name dr —working dir
         /iu_home/iu7036/_x/link/sys_link/_sysl/.xsd — temp_dir
         /iu home/iu7036/ x/link/sys link —output dir
         /iu home/iu7036/ x/link/int — target bd pfm dynamic.bd
38
      INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer
         1024 - i
         /iu home/iu7036/ x/link/sys link/cfgraph/cfgen cfgraph.xml -r
         /iu home/iu7036/ x/link/sys link/ sysl/.cdb/xd ip db.xml —o
         dr.xml
      INFO: [CF2BD 82-28] cf2xd finished successfully
39
      INFO: [CF2BD 82-31] Launching cf xsd: cf xsd -disable-address-gen
40
         —bd pfm dynamic.bd —dn dr —dp
         /iu home/iu7036/ x/link/sys link/ sysl/.xsd
      INFO: [CF2BD 82-28] cf xsd finished successfully
41
      INFO: [SYSTEM LINK 82-37] [21:16:02] cf2bd finished successfully
42
      Time (s): cpu = 00:00:17; elapsed = 00:00:19. Memory (MB): peak = 00:00:19
43
         1557.895 ; gain = 0.000 ; free physical = 122278 ; free virtual
         = 156350
      INFO: [v++60-1441] [21:16:02] Run run link: Step system link:
44
         Completed
      Time (s): cpu = 00:01:46; elapsed = 00:01:48. Memory (MB): peak = 0.00:01:48
45
         1585.129; gain = 0.000; free physical = 122333; free virtual
         = 156400
      INFO: [v++60-1443] [21:16:02] Run run link: Step cf2sw: Started
46
      INFO: [v++60-1453] Command Line: cf2sw -sdsl
47
         /iu home/iu7036/ x/link/int/sdsl.dat —rtd
         /iu home/iu7036/ x/link/int/cf2sw.rtd — nofilter
         /iu home/iu7036/ x/link/int/cf2sw full.rtd —xclbin
         /iu_home/iu7036/_x/link/int/xclbin_orig.xml -o
         /iu home/iu7036/ x/link/int/xclbin orig.1.xml
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
48
      INFO: [v++60-1441] [21:16:24] Run run link: Step cf2sw: Completed
49
```

```
Time (s): cpu = 00:00:21; elapsed = 00:00:22. Memory (MB): peak = 00:00:22
50
         1585.129 ; gain = 0.000 ; free physical = 122352 ; free virtual
         = 156421
      INFO: [v++60-1443] [21:16:24] Run run link: Step
51
         rtd2 system diagram: Started
      INFO: [v++60-1453] Command Line: rtd2SystemDiagram
52
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
53
      INFO: [v++60-1441] [21:16:36] Run run link: Step
54
         rtd2 system diagram: Completed
      Time (s): cpu = 00:00:00.03; elapsed = 00:00:11. Memory (MB):
55
         peak = 1585.129; gain = 0.000; free physical = 121721; free
         virtual = 155789
      INFO: [v++60-1443] [21:16:36] Run run link: Step vpl: Started
56
      INFO: [v++60-1453] Command Line: vpl-t hw -f
57
         xilinx u200 xdma 201830 2 — remote ip cache
         /iu home/iu7036/.ipcache —output dir
         /iu home/iu7036/ x/link/int — log dir
         /iu_home/iu7036/_x/logs/link — report_dir
         /iu home/iu7036/ x/reports/link — config
         /iu home/iu7036/ x/link/int/vplConfig.ini -k
         /iu home/iu7036/ x/link/int/kernel info.dat — webtalk flag Vitis
         —temp dir /iu home/iu7036/ x/link —no-info —iprepo
         /iu home/iu7036/x/link/int/xo/ip repo/mycompany com kernel rtl kernel
         —messageDb /iu home/iu7036/ x/link/run link/vpl.pb
         /iu_home/iu7036/_x/link/int/dr.bd.tcl
      INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
58
59
60
      ****** vpl v2020.2 (64-bit)
      *** SW Build (by xbuild) on 2020-11-18-05:13:29
61
      ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
62
63
      INFO: [VPL 60-839] Read in kernel information from file
64
         '/iu home/iu7036/ x/link/int/kernel info.dat'.
      INFO: [VPL 74-74] Compiler Version string: 2020.2
65
      INFO: [VPL 60-423] Target device: xilinx u200 xdma 201830 2
66
      INFO: [VPL 60-1032] Extracting hardware platform to
67
         /iu home/iu7036/ x/link/vivado/vpl/.local/hw platform
      WARNING: /data/Xilinx/Vitis/2020.2/tps/lnx64/jre9.0.4 does not
68
         exist.
      [21:24:01] Run vpl: Step create project: RUNNING...
69
70
      [21:23:47] Run vpl: Step create project: Started
```

```
71
       Creating Vivado project.
72
       [21:24:23] Run vpl: Step create project: Completed
73
       [21:24:23] Run vpl: Step create bd: Started
       [21:26:22] Run vpl: Step create bd: RUNNING...
74
       [21:28:28] Run vpl: Step create bd: RUNNING...
75
76
       [21:30:04] Run vpl: Step create bd: RUNNING...
       [21:32:15] Run vpl: Step create bd: RUNNING...
77
       [21:34:04] Run vpl: Step create bd: RUNNING...
78
79
       [21:35:48] Run vpl: Step create bd: RUNNING...
       [21:37:03] Run vpl: Step create bd: Completed
80
       [21:37:03] Run vpl: Step update bd: Started
81
82
       [21:37:07] Run vpl: Step update bd: Completed
83
       [21:37:07] Run vpl: Step generate target: Started
       [21:38:48] Run vpl: Step generate target: RUNNING...
84
85
       [21:40:39] Run vpl: Step generate target: RUNNING...
       [21:42:13] Run vpl: Step generate target: RUNNING...
86
87
       [21:43:57] Run vpl: Step generate target: RUNNING...
88
       [21:45:32] Run vpl: Step generate target: RUNNING...
       [21:45:38] Run vpl: Step generate target: Completed
89
       [21:45:38] Run vpl: Step config hw runs: Started
90
       [21:46:09] Run vpl: Step config hw runs: Completed
91
92
       [21:46:09] Run vpl: Step synth: Started
       [21:48:19] Block-level synthesis in progress, 0 of 4 jobs complete,
93
          3 jobs running.
94
       [21:48:56] Block-level synthesis in progress, 0 of 4 jobs complete,
          3 jobs running.
       [21:49:39] Block-level synthesis in progress, 0 of 4 jobs complete,
95
          3 jobs running.
96
       [21:50:18] Block-level synthesis in progress, 0 of 4 jobs complete,
          3 jobs running.
       [21:50:59] Block-level synthesis in progress, 0 of 4 jobs complete,
97
          3 jobs running.
98
       [21:51:44] Block-level synthesis in progress, 0 of 4 jobs complete,
          3 jobs running.
       [21:52:25] Block-level synthesis in progress, 0 of 4 jobs complete,
99
          3 jobs running.
100
       [21:53:04] Block-level synthesis in progress, 0 of 4 jobs complete,
          3 jobs running.
101
       [21:53:43] Block-level synthesis in progress, 0 of 4 jobs complete,
          3 jobs running.
102
       [21:54:22] Block-level synthesis in progress, 0 of 4 jobs complete,
```

3 jobs running. 103 [21:55:07] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running. 104 [21:55:48] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running. 105 [21:56:26] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running. 106 [21:57:05] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running. 107 [21:57:45] Block-level synthesis in progress, 0 of 4 jobs complete, 3 jobs running. 108 [21:58:27] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running. 109 [21:59:08] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running. 110 [21:59:48] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running. 111 [22:00:29] Block-level synthesis in progress, 1 of 4 jobs complete, 2 jobs running. [22:01:07] Block-level synthesis in progress, 1 of 4 jobs complete, 112 2 jobs running. 113 [22:01:49] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. 114 [22:02:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running 115 [22:03:13] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. 116 [22:03:52] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running [22:04:31] Block-level synthesis in progress, 2 of 4 jobs complete, 117 1 job running. [22:05:09] Block-level synthesis in progress, 2 of 4 jobs complete, 118 1 job running. [22:05:50] Block-level synthesis in progress, 2 of 4 jobs complete, 119 1 job running. 120 [22:06:29] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running [22:07:09] Block-level synthesis in progress, 2 of 4 jobs complete, 121 1 job running. 122 [22:07:47] Block—level synthesis **in** progress, 2 **of** 4 jobs complete,

1 job running.

- [22:08:25] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:09:04] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:09:43] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:10:22] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:11:00] Block-level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running.
- [22:11:37] Block-level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running.
- [22:12:16] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:12:54] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:13:31] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:14:08] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:14:46] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:15:24] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:16:02] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:16:41] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:17:21] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:18:01] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:18:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:19:19] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:20:00] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:20:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:21:19] Block-level synthesis in progress, 2 of 4 jobs complete,

1 job running. 144 [22:21:57] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. 145 [22:22:38] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. 146 [22:24:16] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. [22:25:06] Block-level synthesis in progress, 2 of 4 jobs complete, 147 1 job running. [22:25:50] Block-level synthesis in progress, 2 of 4 jobs complete, 148 1 job running. 149 [22:29:00] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running 150 [22:29:45] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running [22:30:23] Block-level synthesis in progress, 2 of 4 jobs complete, 151 1 job running. 152 [22:31:11] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. [22:31:50] Block-level synthesis in progress, 2 of 4 jobs complete, 153 1 job running 154 [22:32:36] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. 155 [22:33:17] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running 156 [22:34:06] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. [22:34:46] Block-level synthesis in progress, 2 of 4 jobs complete, 157 1 job running. [22:35:31] Block-level synthesis in progress, 2 of 4 jobs complete, 158 1 job running. 159 [22:36:11] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. [22:36:57] Block-level synthesis in progress, 2 of 4 jobs complete, 160 1 job running. 161 [22:37:39] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running. [22:38:23] Block-level synthesis in progress, 2 of 4 jobs complete, 162 1 job running. 163 [22:39:03] Block—level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running

- [22:39:48] Block-level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running.
- [22:40:28] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:41:14] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:41:55] Block—level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:42:43] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:43:22] Block—level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running.
- [22:44:08] Block-level synthesis **in** progress, 2 **of** 4 jobs complete, 1 job running.
- [22:44:49] Block-level synthesis in progress, 2 of 4 jobs complete, 1 job running.
- [22:45:35] Block-level synthesis **in** progress, 3 **of** 4 jobs complete, 0 jobs running.
- [22:46:14] Block-level synthesis **in** progress, 3 **of** 4 jobs complete, 0 jobs running.
- [22:46:59] Block-level synthesis **in** progress, 3 **of** 4 jobs complete, 1 job running.
- [22:47:37] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:48:20] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:49:00] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:49:42] Block—level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:50:25] Block-level synthesis **in** progress, 3 **of** 4 jobs complete, 1 job running.
- [22:51:08] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:51:49] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:52:34] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:53:14] Block-level synthesis in progress, 3 of 4 jobs complete, 1 job running.
- [22:53:57] Block-level synthesis in progress, 3 of 4 jobs complete,

```
1 job running.
185
       [22:54:36] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running.
186
       [22:55:19] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running.
187
       [22:55:59] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running.
       [22:56:43] Block-level synthesis in progress, 3 of 4 jobs complete,
188
          1 job running.
189
       [22:57:24] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running.
190
       [22:58:08] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running
191
       [22:58:49] Block-level synthesis in progress, 3 of 4 jobs complete,
          1 job running.
192
       [22:59:33] Block-level synthesis in progress, 4 of 4 jobs complete,
          0 jobs running.
193
       [23:00:14] Block-level synthesis in progress, 4 of 4 jobs complete,
          O jobs running.
       [23:01:00] Block-level synthesis in progress, 4 of 4 jobs complete,
194
          O jobs running.
195
       [23:01:40] Top-level synthesis in progress.
196
       [23:02:25] Top-level synthesis in progress.
197
       [23:03:06] Top-level synthesis in progress.
198
       [23:03:50] Top-level synthesis in progress.
199
       [23:04:32] Top-level synthesis in progress.
200
       [23:05:13] Top-level synthesis in progress.
201
       [23:05:53] Top-level synthesis in progress.
202
       [23:06:34] Top-level synthesis in progress.
203
       [23:07:21] Top-level synthesis in progress.
204
       [23:08:06] Top-level synthesis in progress.
205
       [23:08:49] Top-level synthesis in progress.
       [23:09:37] Top-level synthesis in progress.
206
207
       [23:10:29] Top-level synthesis in progress.
208
       [23:11:09] Top-level synthesis in progress.
209
       [23:11:51] Top-level synthesis in progress.
210
       [23:12:32] Top-level synthesis in progress.
       [23:13:27] Run vpl: Step synth: Completed
211
212
       [23:13:27] Run vpl: Step impl: Started
       [00:15:59] Finished 2nd of 6 tasks (FPGA linking synthesized
213
          kernels to platform). Elapsed time: 02h 59m 09s
```

```
214
215
       [00:15:59] Starting logic optimization...
216
       [00:24:49] Phase 1 Retarget
217
       [00:27:36] Phase 2 Constant propagation
218
       [00:28:58] Phase 3 Sweep
219
       [00:34:20] Phase 4 BUFG optimization
       [00:36:19] Phase 5 Shift Register Optimization
220
221
       [00:37:00] Phase 6 Post Processing Netlist
       [00:53:29] Finished 3rd of 6 tasks (FPGA logic optimization).
222
          Elapsed time: 00h 37m 30s
223
224
       [00:53:29] Starting logic placement...
225
       [00:58:25] Phase 1 Placer Initialization
226
       [00:58:25] Phase 1.1 Placer Initialization Netlist Sorting
227
       [01:14:04] Phase 1.2 IO Placement/ Clock Placement/ Build Placer
          Device
228
       [01:23:01] Phase 1.3 Build Placer Netlist Model
       [01:36:41] Phase 1.4 Constrain Clocks/Macros
229
230
       [01:38:02] Phase 2 Global Placement
231
       [01:38:02] Phase 2.1 Floorplanning
       [01:41:25] Phase 2.1.1 Partition Driven Placement
232
       [01:41:25] Phase 2.1.1.1 PBP: Partition Driven Placement
233
234
       [01:42:48] Phase 2.1.1.2 PBP: Clock Region Placement
235
       [01:46:58] Phase 2.1.1.3 PBP: Compute Congestion
       [01:47:40] Phase 2.1.1.4 PBP: UpdateTiming
236
237
       [01:50:21] Phase 2.1.1.5 PBP: Add part constraints
238
       [01:51:00] Phase 2.2 Update Timing before SLR Path Opt
       [01:51:40] Phase 2.3 Global Placement Core
239
       [02:13:46] Phase 2.3.1 Physical Synthesis In Placer
240
       [02:25:54] Phase 3 Detail Placement
241
       [02:25:54] Phase 3.1 Commit Multi Column Macros
242
243
       [02:26:36] Phase 3.2 Commit Most Macros & LUTRAMs
       [02:32:36] Phase 3.3 Small Shape DP
244
245
       [02:32:36] Phase 3.3.1 Small Shape Clustering
246
       [02:33:57] Phase 3.3.2 Flow Legalize Slice Clusters
       [02:34:38] Phase 3.3.3 Slice Area Swap
247
248
       [02:38:38] Phase 3.4 Place Remaining
       [02:39:18] Phase 3.5 Re—assign LUT pins
249
       [02:40:40] Phase 3.6 Pipeline Register Optimization
250
251
       [02:41:22] Phase 3.7 Fast Optimization
252
       [02:46:06] Phase 4 Post Placement Optimization and Clean-Up
```

```
253
       [02:46:06] Phase 4.1 Post Commit Optimization
       [02:56:08] Phase 4.1.1 Post Placement Optimization
254
255
       [02:56:48] Phase 4.1.1.1 BUFG Insertion
256
       [02:56:48] Phase 1 Physical Synthesis Initialization
257
       [02:59:35] Phase 4.1.1.2 BUFG Replication
258
       [03:01:39] Phase 4.1.1.3 Replication
       [03:08:22] Phase 4.2 Post Placement Cleanup
259
260
       [03:09:46] Phase 4.3 Placer Reporting
261
       [03:09:46] Phase 4.3.1 Print Estimated Congestion
262
       [03:11:50] Phase 4.4 Final Placement Cleanup
       [04:29:09] Finished 4th of 6 tasks (FPGA logic placement). Elapsed
263
          time: 03h 35m 39s
264
265
       [04:29:09] Starting logic routing...
       [04:35:16] Phase 1 Build RT Design
266
267
       [04:46:48] Phase 2 Router Initialization
268
       [04:46:48] Phase 2.1 Fix Topology Constraints
       [04:47:27] Phase 2.2 Pre Route Cleanup
269
270
       [04:48:06] Phase 2.3 Global Clock Net Routing
271
       [04:50:47] Phase 2.4 Update Timing
272
       [05:04:35] Phase 2.5 Update Timing for Bus Skew
       [05:04:35] Phase 2.5.1 Update Timing
273
274
       [05:09:59] Phase 3 Initial Routing
       [05:09:59] Phase 3.1 Global Routing
275
       [05:15:20] Phase 4 Rip—up And Reroute
276
277
       [05:15:20] Phase 4.1 Global Iteration 0
278
       [05:32:56] Phase 4.2 Global Iteration 1
       [05:38:53] Phase 4.3 Global Iteration 2
279
       [05:43:31] Phase 5 Delay and Skew Optimization
280
       [05:43:31] Phase 5.1 Delay CleanUp
281
       [05:43:31] Phase 5.1.1 Update Timing
282
283
       [05:50:55] Phase 5.2 Clock Skew Optimization
       [05:51:34] Phase 6 Post Hold Fix
284
       [05:51:34] Phase 6.1 Hold Fix Iter
285
286
       [05:51:34] Phase 6.1.1 Update Timing
       [05:56:54] Phase 7 Route finalize
287
288
       [05:57:35] Phase 8 Verifying routed nets
289
       [05:58:56] Phase 9 Depositing Routes
290
       [06:02:52] Phase 10 Route finalize
291
       [06:03:31] Phase 11 Post Router Timing
292
       [06:10:44] Finished 5th of 6 tasks (FPGA routing). Elapsed time:
```

```
01h 41m 35s
293
294
       [06:10:44] Starting bitstream generation...
       [08:16:30] Creating bitmap...
295
296
       [09:09:36] Writing bitstream
          ./pfm_top_i_dynamic_region_my_rm_partial.bit ...
       [09:10:17] Finished 6th of 6 tasks (FPGA bitstream generation).
297
          Elapsed time: 02h 59m 32s
298
       [09:14:00] Run vpl: Step impl: Completed
299
       [09:14:06] Run vpl: FINISHED. Run Status: impl Complete!
       INFO: [v++60-1441] [09:14:41] Run run link: Step vpl: Completed
300
       Time (s): cpu = 00.25.39; elapsed = 11.58.05. Memory (MB): peak = 1.58.05
301
          1585.129 ; gain = 0.000 ; free physical = 40554 ; free virtual =
          87405
302
       INFO: [v++60-1443] [09:14:41] Run run link: Step rtdgen: Started
303
       INFO: [v++60-1453] Command Line: rtdgen
304
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
       INFO: [v++60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID)
305
          '0') is being mapped to clock name 'DATA CLK' in the xclbin
       INFO: [v++60-991] clock name 'clkwiz kernel2 clk out1' (clock ID
306
          '1') is being mapped to clock name 'KERNEL CLK' in the xclbin
       INFO: [v++60-1230] The compiler selected the following frequencies
307
          for the runtime controllable kernel clock(s) and scalable system
          clock(s): Kernel (DATA) clock: clkwiz kernel clk out1 = 300,
          Kernel (KERNEL) clock: clkwiz kernel2_clk_out1 = 500
308
       INFO: [v++60-1453] Command Line: cf2sw -a
          /iu home/iu7036/ x/link/int/address map.xml —sdsl
          /iu_home/iu7036/_x/link/int/sdsl.dat-xclbin
          /iu_home/iu7036/_x/link/int/xclbin_orig.xml -rtd
          /iu_home/iu7036/_x/link/int/vinc.rtd —o
          /iu home/iu7036/ x/link/int/vinc.xml
       INFO: [v++60-1652] Cf2sw returned exit code: 0
309
310
       INFO: [v++60-2311]
          HPISystem\, Diagram:: write System\, Diagram\, After Running\, Vivado\ ,
          rtdInputFilePath: /iu home/iu7036/ x/link/int/vinc.rtd
311
       INFO: [v++60-2312]
          HPISystem Diagram: writeSystem Diagram After Running Vivado,
          system Diagram Output File Path:
          /iu home/iu7036/ x/link/int/systemDiagramModelSIrBaseAddress.json
       INFO: [v++60-1618] Launching
312
       INFO: [v++60-1441] [09:14:59] Run run link: Step rtdgen: Completed
313
```

```
Time (s): cpu = 00:00:17; elapsed = 00:00:19. Memory (MB): peak = 00:00:19
314
          1585.129 ; gain = 0.000 ; free physical = 40756 ; free virtual =
          87608
       INFO: [v++60-1443] [09:14:59] Run run link: Step xclbinutil:
315
          Started
       INFO: [v++60-1453] Command Line: xclbinutil —add—section
316
          DEBUG IP LAYOUT: JSON: /iu home/iu7036 / x/link/int/debug ip layout.rtd
          —add—section
          BITSTREAM:RAW:/iu_home/iu7036/_x/link/int/partial.bit —force
          —target hw —key-value SYS:dfx enable:true —add-section
          :JSON:/iu home/iu7036/ x/link/int/vinc.rtd —append—section
          :JSON:/iu home/iu7036/ x/link/int/appendSection.rtd
          -add-section
          CLOCK FREQ TOPOLOGY: JSON: /iu home/iu7036 / x/link/int/vinc xml.rtd
          —add—section
          BUILD METADATA: JSON: /iu home/iu7036/ x/link/int/vinc build.rtd
          -add-section
          EMBEDDED METADATA: RAW: /iu home/iu7036/ x/link/int/vinc.xml
          -add-section
          SYSTEM METADATA: RAW: /iu home/iu7036 / x/link/int/systemDiagramMode SIrE
          —output /iu home/iu7036/workspace/zayts/vinc.xclbin
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
317
318
       XRT Build Version: 2.8.743 (2020.2)
319
       Build Date: 2020-11-16 00:19:11
       Hash ID: 77d5484b5c4daa691a7f78235053fb036829b1e9
320
321
       Creating a default 'in-memory' xclbin image.
322
       Section: 'DEBUG IP LAYOUT'(9) was successfully added.
323
324
       Size
              : 440 bytes
325
       Format : JSON
326
              : '/iu home/iu7036/ x/link/int/debug ip layout.rtd'
327
       Section: 'BITSTREAM'(0) was successfully added.
328
329
       Size
              : 39794726 bytes
       Format: RAW
330
              : '/iu home/iu7036/ x/link/int/partial.bit'
331
       File
332
       Section: 'MEM TOPOLOGY'(6) was successfully added.
333
334
       Format : JSON
335
       File
              : 'mem topology'
336
```

```
337
       Section: 'IP LAYOUT'(8) was successfully added.
       Format : JSON
338
339
       File : 'ip layout'
340
341
       Section: 'CONNECTIVITY' (7) was successfully added.
342
       Format : JSON
343
       File : 'connectivity'
344
345
       Section: 'CLOCK FREQ TOPOLOGY' (11) was successfully added.
346
       Size
            : 274 bytes
       Format : JSON
347
348
            : '/iu home/iu7036/ x/link/int/vinc xml.rtd'
349
350
       Section: 'BUILD METADATA' (14) was successfully added.
       Size: 3101 bytes
351
       Format : JSON
352
353
            : '/iu home/iu7036/ x/link/int/vinc build.rtd'
354
355
       Section: 'EMBEDDED METADATA'(2) was successfully added.
356
       Size
             : 3182 bytes
357
       Format: RAW
358
       File : '/iu home/iu7036/ x/link/int/vinc.xml'
359
360
       Section: 'SYSTEM METADATA' (22) was successfully added.
361
              : 6310 bytes
362
       Format: RAW
363
       File
          '/iu home/iu7036/ x/link/int/systemDiagramModelSlrBaseAddress.json
364
365
       Section: 'IP LAYOUT' (8) was successfully appended to.
366
       Format : JSON
367
       File : 'ip layout'
368
       Successfully wrote (39818600 bytes) to the output file:
          /iu home/iu7036/workspace/zayts/vinc.xclbin
369
       Leaving xclbinutil.
       INFO: [v++60-1441] [09:15:02] Run run link: Step xclbinutil:
370
          Completed
       Time (s): cpu = 00:00:00.64; elapsed = 00:00:03. Memory (MB):
371
          peak = 1585.129; gain = 0.000; free physical = 40743; free
          virtual = 87628
       INFO: [v++60-1443] [09:15:02] Run run link: Step xclbinutilinfo:
372
```

```
Started
373
       INFO: [v++60-1453] Command Line: xclbinutil —quiet —force —info
          /iu_home/iu7036/workspace/zayts/vinc.xclbin.info — input
          /iu home/iu7036/workspace/zayts/vinc.xclbin
       INFO: [v++60-1454] Run Directory: /iu home/iu7036/ x/link/run link
374
       INFO: [v++60-1441] [09:15:06] Run run_link: Step xclbinutilinfo:
375
          Completed
       Time (s): cpu = 00:00:03; elapsed = 00:00:04. Memory (MB): peak = 0.00:00:04
376
          1585.129; gain = 0.000; free physical = 40724; free virtual =
          87609
       INFO: [v++60-1443] [09:15:06] Run run link: Step
377
          generate sc driver: Started
       INFO: [v++60-1453] Command Line:
378
       INFO: [v++ 60-1454] \ Run \ Directory: /iu_home/iu7036/_x/link/run_link
379
       INFO: [v++60-1441] [09:15:06] Run run link: Step
380
          generate sc driver: Completed
381
       Time (s): cpu = 00:00:00.02; elapsed = 00:00:00.06. Memory (MB):
          peak = 1585.129; gain = 0.000; free physical = 40724; free
          virtual = 87609
       INFO: [v++60-244] Generating system estimate report ...
382
       INFO: [v++60-1092] Generated system estimate report:
383
          /iu home/iu7036/ x/reports/link/system estimate vinc.xtxt
384
       INFO: [v++60-586] Created /iu home/iu7036/workspace/zayts/vinc.ltx
       INFO: [v++60-586] Created
385
          /iu_home/iu7036/workspace/zayts/vinc.xclbin
386
       INFO: [v++60-1307] Run completed. Additional information can be
          found in:
387
       Guidance:
          /iu_home/iu7036/_x/reports/link/v++_link_vinc_guidance.html
       Timing Report:
388
          /iu home/iu7036/ x/reports/link/imp/impl 1 xilinx u200 xdma 201830 2
       Vivado Log: /iu home/iu7036/ x/logs/link/vivado.log
389
       Steps Log File: /iu_home/iu7036/_x/logs/link/link.steps.log
390
391
392
       INFO: [v++60-2343] Use the vitis analyzer tool to visualize and
          navigate the relevant reports. Run the following command.
393
       vitis analyzer
          /iu_home/iu7036/workspace/zayts/vinc.xclbin.link_summary
       INFO: [v++60-791] Total elapsed time: 12h 2m 42s
394
       INFO: [v++60-1653] Closing dispatch client.
395
```