

②

Schedulability tests
 < based on cpu utilization
 based on response time
 $m) - \sum_{i=1}^n \frac{C_i}{T_i} \leq m(2^{\frac{1}{m}} - 1)$

$U(m) > 1 \rightarrow$ non schedul.
 $UB \Rightarrow$ schedulable
 $UB \rightarrow$ infeasible case

free
 them
 SRP

Shadline - mrologic - $\frac{RT}{2m}$

$1/m = \sum \frac{c_i}{D_i} \leq m/(2m-1)$

ERT - $2m \cdot j = \max\{f_k - a_{ik}\}$

$RWC_i \leq D_i$

and the color is lighter
the ceilings of all atmospheres
- each can do better
if its pressure is not
higher than that of
adj. layers and right
in ceilings of all over-
laid atmospheres

$$u_{ci} = I_i + C_i$$

$$\text{difference } I_i = \sum_{k \in \mathcal{I}_i(n)} \left[\frac{R_{wci}}{T_k} \right]$$

$$R_{WC_3}(0) = C_1 + C_2 + C_3 = 4$$

$$R_{WC_3}(n) = [R_{WC_3}(0)/T_1] \cdot C_1 + [$$

ex \oplus no blocking,
no need of indiv.
locks

Dynamic priorities (online) known at run time

⊖ instability with overflows - impossible to know
or priori which tasks will meet their deadlines

higher run time overhead → fast track for more jobs

assign. priorities = EDF, LSF, FCFS → no preempt.

perf: CPU utilization, response time, CPU demand

$D = T \Rightarrow U = \sum_{i=1}^n \frac{C_i}{T_i} \leq 1 \Leftrightarrow \text{sched. set}$ (EDF)

$D < T \Rightarrow U = \sum_{i=1}^n \frac{C_i}{D_i} \leq 1 \Rightarrow \text{--}$ (1 instance per period)

- early meeting deadlines: avoids preemption
- use a slack of activation times of factor activation

discrete time period longest interval
 consistent with the
 (usually)
 of analysis

$$L(t) = \sum_i C_i$$

$$L(t+m\Delta) = \sum_i \left[\frac{L(t)}{T_i} \right] \cdot C_i$$

for just in the
 water
 ready

As $\forall i \in \underline{DL}$, $S = \bigcup S_i$; $S_i = \{m \cdot T_i + D_i, m=0,1,\dots\}$
 ex. complex, can be: $\forall i \text{ } RWC_i \in T_i + U$ (preemptive) tasks
 rate of ready tasks increases as time passes, P of LLC. ~~time~~
 msp, higher number of preemptions

priority inversion - task that holds high priority \rightarrow lower priority task \rightarrow delay of tasks \rightarrow prior, arriving task \rightarrow lower priority
 and resources: priority inversion - task that holds high priority \rightarrow lower priority task \rightarrow delay of tasks \rightarrow prior, arriving task \rightarrow lower priority
 \rightarrow task waits for a longer time $(C+B)$ - blocking
 syndrome from: interrupt disabling, preemption dis, locks, semaphores

all are blocked,
Bt ~~can~~
~~can~~
multiprocess - effort only tasks in sharing resources
avoid: chain blocking, unbalanced blocking, deadlock
DIP - blocking task interrupts the priority of ~~the~~
process, high prior tasks can reach! blocked tasks (HP)

Spectrum

FRG A \Rightarrow microcont \Rightarrow microproc. \rightarrow system on chip \Rightarrow SBC
 other: number of I/O, proc. capacity, power consumption, size
 F \Rightarrow ID \Rightarrow EX \Rightarrow IN \Rightarrow WB

limitat: non-unif. delay, branching
 entome: out-of-order execution

RISC - smaller no. instructions
 reduce transistor count
 reg: more work out of PC

A (pref. IAm)
 R (RT)
 M (Microcon.)

Memory - RAM - DRAM, SRAM
 - flash, EEPROM
 - ROM - PROM, EPROM, Masked ROM
 EPROM - once programmed
 - erased by UV light

Buses

SDA (data line)
 SCL (clock)

transmitter, receiver
 master - init transfer of data
 termination - 11 -
 slave - acknowledge
 - supp. MULTI-MASTER

collaboration - procedure to ensure that if more than 1 M transmit data to control the bus, only 1 allowed, occurs on SDA line

SCL at 1 = stable data
 0 = changing 11

SDA master changes state when SCL is at 1 except
 1) marks the beginning of a F
 2) STOP

always 8 bit req. in the end ACK bit 0
 by receiver, low: 15V high: 3V

Start address 1111 A data a data A11 P

Broadcast 00000000 A xxxxxxxx B
 B=1 used by master, etc: identify device
 B=0 0x06 master address + 10 device 10x04 xas.

Standard - 0 - 1000 bits
 fast - 0 - 4000 bits
 H.S. - 3.4 Mbits/s

no protocol

SMbus
 max speed: 10kHz
 min: 10kHz (slow)
 limit 35ms
 low 3.3V, high 2.1V

allow data to stretch each bit, as long as min speed of 10kHz is met

SP - full duplex, serial port. Andoff.

SS - data sel. and clock. timing

USB - Universal serial bus
 11mbps, 1.5meters
 master init. all data from M
 protocol: pulls each slot
 VDD 3.3V
 GND
 comm. bus
 host and client
 over twisted pairs
 each pipe \Rightarrow end-point on the device
 each device \Rightarrow function

RTOS compilation
 prog. \rightarrow compile \rightarrow prog \rightarrow exec.
 prog. \rightarrow compile \rightarrow prog
 host platform \Rightarrow exec.
 how exec. prog?
 pre-processor gcc
 compilation gcc \rightarrow 1 prog. into assembly
 assembly gcc -e loss \Rightarrow machine code
 linking gcc -e hello.c
 exec. prog | gcc -e hello.c

assembly with disassembly
 hello.o \Rightarrow hello.o, not exec.
 contains uninterpreted symbols
 \rightarrow must be linked (linking rule catable code of several files and lib)

linking - static / for optional into executable
 each module that attempts to transmit 1 bit
 module 0 \Rightarrow device F has module
 dynamic / executable contains reference to lib (lib)
 each is read from the library
 way the program is run
 shared libraries, W-DLL

How to portably compile programs?
 \rightarrow use auxiliary tools (GNU Build Syst)
 - configure \Rightarrow make
 changes Makefile according to the device architecture

memory
 global - local
 with library - RAM
 data reg. - data reg.
 local - local
 mem. divided functions
 post-processor \Rightarrow limited set of prog.
 virtual memory
 physical address space

primary processor its own addressable memory
 MMIO: physical \rightarrow virtual \rightarrow physical
 1101
 register (TLB)
 on

process - own unique PT
 less often used mem. blocks are stored on HD
 pre-emptor - when task can be suspended

task req: temporal, precedence, resource usage (must not carry SV)
 blocking
 synchronization - up to the internal between 2 threads
 distance - up to the internal between 2 threads
 $T_i = T_i | C_i, D_i, T_i, D_i$ period: $T_i | C_i, m_i, D_i$ period

Timing constraints

RT computing - result of computation must be logic.
 correct reproduced in time
 $T_m, t_{out} - t_{in} < T$
 $T_m, t_{out} - t_{in} < T$

objects of RTS discipline:
 - design, analysis, verification
 - dependence with time, limited aspects:
 * etc. time of its comp. * regularity of generating period events
 * regularity of generating period events

etc time - code structure, OS, DTA, cache
 system time - multi-tasking (MT), access to data resources (SR), HW interrupts

functional req: acquiring environmental data
 * human-machine interface (HMI)
 * direct digital control - feedback
 - entities accessible by local images, forms

temporal req: also constraints to observation delays
 computing delays of control rule
 delay variations of the process

CONSTRAINTS (TC)
 opt - TC according to which the exec. not keep some validity of the form - not loose the validity

hard - TC when not met = catastrophic:
 opt RT - only F & S TC
 hard RT - at least 1 H TC, rapidly critical

will defined worst-case period (system)
 * system must possess resources to withdraw a WCS without need of forecast etc!!

reactor model - program executes in the a seq. of interactions I/O \Rightarrow out stream must be synchron with input stream
 RT-model - reactor model in which the out stream must be synchron with input stream

determinism - feeding prog with same seq. of inputs \Rightarrow same outputs
 predictability - feeding same IN seq \Rightarrow same OUT seq with known delay or within a known TIME WINDOW

periodic: $a_m = n \cdot T + T$
 sporadic - min time between activations (Cold)
 aperiodic - stochastically

task req: temporal, precedence, resource usage (must not carry SV)
 blocking
 synchronization - up to the internal between 2 threads
 distance - up to the internal between 2 threads

periodic: $T_i = T_i | C_i, D_i, T_i, D_i$ period: $T_i | C_i, m_i, D_i$ period

when a computing system is able to keep the pace of given process and, if needed, influence it in a desired way \Rightarrow RTS

etc time - code structure, OS, DTA, cache
 system time - multi-tasking (MT), access to data resources (SR), HW interrupts

functional req: acquiring environmental data
 * human-machine interface (HMI)
 * direct digital control - feedback
 - entities accessible by local images, forms

temporal req: also constraints to observation delays
 computing delays of control rule
 delay variations of the process

CONSTRAINTS (TC)
 opt - TC according to which the exec. not keep some validity of the form - not loose the validity

hard - TC when not met = catastrophic:
 opt RT - only F & S TC
 hard RT - at least 1 H TC, rapidly critical

will defined worst-case period (system)
 * system must possess resources to withdraw a WCS without need of forecast etc!!

reactor model - program executes in the a seq. of interactions I/O \Rightarrow out stream must be synchron with input stream
 RT-model - reactor model in which the out stream must be synchron with input stream

determinism - feeding prog with same seq. of inputs \Rightarrow same outputs
 predictability - feeding same IN seq \Rightarrow same OUT seq with known delay or within a known TIME WINDOW

periodic: $a_m = n \cdot T + T$
 sporadic - min time between activations (Cold)
 aperiodic - stochastically

task req: temporal, precedence, resource usage (must not carry SV)
 blocking
 synchronization - up to the internal between 2 threads
 distance - up to the internal between 2 threads

periodic: $T_i = T_i | C_i, D_i, T_i, D_i$ period: $T_i | C_i, m_i, D_i$ period

periodic: $T_i = T_i | C_i, D_i, T_i, D_i$ period: $T_i | C_i, m_i, D_i$ period

periodic: $T_i = T_i | C_i, D_i, T_i, D_i$ period: $T_i | C_i, m_i, D_i$ period