

Logic control - program control flow, i.e. efficient seq. of operations to be executed - fundamental define (WJET)

Temporal control - control of the execution incidents of the program (actions)  $u(n) \leq LUB$

Trigger tests:

- by time, by levels (asymptotic, by change of system)
- ↳ well def.      ↳ poorly defined
- WCS      WCS      ↳ strong probabilistic arguments

⇒ CPU util. is constant when there are no denials in the system

utilization = sum (exec time / activation period)

Amortised complexity - measure of how the exc. time grows with problem size  $O()$

task scheduling - seq. of task allocation in 1 or more processors, given fixed  
 schedule is feasible - if meets all constraints acco. to the task set  
 task set is schedulable if there is at least 1 feasible schedule  
scheduling problem: IN: task set + constraints  
 $\Rightarrow$  find assignment of processor time to tasks  
 $\rightarrow$  meet all constraints  
 $\rightarrow$  exec. tasks completely

sched. alg. - preemptive  $\times$  non-preemptive  
 static  $\times$  dynamic  
 offline  $\times$  online  
 sched. defined with the system execution

**EDD**:  $J = \{ J_i \mid (r_i, a_i = 0, d_i) \mid i = 1..n \}$  L-synch  
implying deadline correct of co

**EDF**:  $J = \{ J_i \mid (r_i, a_i, d_i) \mid i = 1..n \}$ , preempt. demand  
earliest deadline minimizes max late miss  $h(t) \leq \delta$

$L_{\max}(J) = \max_i (r_i - d_i)$ , o(n log(n)) } RT is more

**BB** - branch and bound, non-preemptive } LSF - priority

- all possible permutations (n!)

Static cyclic scheduling

MC

→ determine the cycles in which tasks are activated

shared

⊕ simple, low overhead, overhead, allows optimising

⊖ not scalable (small change → cause change in table)

- Online sched. with fixed priorities
  - schedule is rebuilt each time system working
  - ready queue ~~too~~ is sorted by descending priorities
- ⊕ easily adaptable, easily accommodates sporadic tasks
- deterministic behavior over workloads
- ⊖ more complex implementation, higher run overhead

Schedulability tests  
 < based on cpu utilization  
 based on response time  

$$m) = \sum_{i=1}^n \frac{C_i}{T_i} \leq m(2^{\frac{1}{m}} - 1)$$

$(n) > 1 \rightarrow$  non schedul.  
 $\rightarrow$  schedulable  
 $\rightarrow$  ineliminable

$$1 = \sum \frac{c_i}{d_i} \leq m(2^m - 1)$$

$$\boxed{RW_{ci} \leq D_i}$$

$$I_i = \sum_{k \in \mathcal{H}(i)} \left[ \frac{P_{RWCi}}{T_k} \right]$$

$$ZWC_3(1) [ZWC_3(0)/T_1] - C_1 + C_2 + C_3 = 4$$

dynamic modulus (modulus) is  
instability with overfocus

as priori which looks well

$$\Rightarrow U = \sum_{i=1}^n \eta_i \frac{C_i}{C_i} \leq 1 \Leftrightarrow$$

$$\Rightarrow U^N = \sum \frac{c_i}{D_i} \leq 1 \Rightarrow -11$$

major busy periods longest in

recurrent CT back analysis

$\forall \lambda \in \mathbb{Q}[T] : S = \bigcup S_\lambda ; S_\lambda = \{$   
 simplex, can be:  $\forall i \in \text{Row}(i) \leq T$

of ready beds increases as the  
higher number of pre-nip

→ R<sub>1</sub> ← priority  
K<sub>1</sub> ← priority

→ tachycardia for a long  
syndrome prim: interrupted dia (10)

locks, semaphores  
are blocked,  
wait  
wait

ZIP - blocking each individual

d, high prior tasks can be

PIP  $\leftarrow$  Indirect blocking  
(of intermediate tasks)  
direct blocking of H

Unshared B, not D for PCP

PCP - control free symplectic  
task acquires sm if it's  
and its color is higher  
the ceilings of all symplectic  
- task can start execution  
if its free system level  
higher than that of  
etc. tasks and higher  
in ceilings of all over-  
laid symplectics

ek  $\oplus$  no blocking,  
no need of indiv.  
stacks

$$[C_1(t)/T_x] \cdot C_2 + C_3 = 5$$

run at run time  
 impossible to know  
 need short deadlines  
back forward more forward  
 $S \rightarrow$  no preempt.  
 CPU demand  
 sched. set { EDF  
 (1 instance  
 not period  
associated  
 not with RT)  
 preempting  
 of factor critical

$$C_i = \sum_i \left[ \frac{L_i m}{T_i} \right] \cdot C_i$$

n.  $T_i + D_i, m=0, 1, \dots$   
 + U (permutation)

process, P of etc.

look  $\rightarrow$  lower priority

had that nodes high low

since

$\ln(C+B)$

Mocking

as the priority of stock holders (HP)



# Spectrum

FRG A  $\Rightarrow$  microcont  $\Rightarrow$  microproc.  $\rightarrow$  system on chip  $\Rightarrow$  SBC  
 other: number of I/O, price, capacity, power consumption, size  
 F  $\Rightarrow$  ID  $\Rightarrow$  EX  $\Rightarrow$  IN  $\Rightarrow$  WB

limitat: non-unif. delay, branching  
 enhance: out-of-order execution

RISC - smaller no. instructions  
 reduce transistor count  
 reg: more work out of PC

A (pref. ARM)  
 R (RT)  
 M (Microcon.)

Memory - RAM - DRAM, SRAM  
 - flash, EEPROM  
 - ROM - PROM, EPROM, Masked ROM  
 EPROM - once programmed  
 - erased by UV light

## Buses

SDA (data line)  
 SCL (clock)

transmitter, receiver  
 master - init. transfer, gen. clock  
 termination - 11 -

clock - octet-based  
 - supp. MULTI-MASTER

collaboration - procedure to ensure that if more than 1 M transmit bits to control the bus, only 1 allowed, occurs on SDA line

SCL at 1 = stable data  
 0 = changing 11

SDA master changes state when SCL is at 1 except  
 1) marks the beginning of a F  
 2) STOP

always 8 bit req. in the end ACK bit 0  
 by receiver, low: 15V, high: 3V

Start address 1111 A data 0000 A1 P

Broadcast 00000000 A 11111111 B  
 B=1 used by master, rec: identifi. device  
 B=0 rec. by 0x06 master address + rec. device 10x04 rec. address

Standard - 0 - 1000 bits  
 fast - 0 - 4000 bits  
 H.S. - 3.4 Mbits/s

no. of protocols

SMbus  
 max speed: 10kHz  
 min: 10kHz (slow)  
 limit: 35ms  
 low: 0.5V, high: 2.1V

allow chips to stretch each bit, as long as min speed of 10kHz is met

SP - full duplex, serial port. Andoff.

SS - data sel. mod. clock. timing

SS - data sel. mod. clock. timing

USB - Universal serial bus  
 11mbps, 1.5meters  
 master init. all data from M protocol. pulls each clock  
 VDD 3+ 3- 0  
 comm. bus  
 host and client  
 over network  
 each pipe  $\Rightarrow$  end-point on the device  
 each device  $\Rightarrow$  function

RTOS compilation  
 prog.  $\rightarrow$  compile  $\rightarrow$  prog  $\rightarrow$  exec.  
 prog.  $\rightarrow$  compile  $\rightarrow$  prog  
 host platform  $\rightarrow$  exec.  
 how exec. prog?  
 pre-processor gcc  
 compilation gcc  $\rightarrow$  1 prog. into assembly  
 assembly gcc -e  $\rightarrow$  machine code  
 linking gcc -e hello.c  
 exec. prog | gcc -e hello.c

assembly with disassembly  
 hello.o  $\Rightarrow$  hello.o, not exec.

contains uninterpreted symbols  
 $\rightarrow$  must be linked (linking rule catable code of several files and libs)

linking - static / fu (optional into executable)  
 each module has address to transmit 1 bit  
 module 0  $\Rightarrow$  address of first module

dynamic / executable contains reference to lib (lib)  
 each is read from the library  
 way the program is run  
 shared libraries, W-DLL

How to portably compile programs?  
 $\rightarrow$  use auxiliary tools (GNU Build Syst)

1) configure  $\Rightarrow$  make  
 changes Makefile according to the device architecture

memory  
 global - local k  
 with library - RAM  
 data reg. - data reg.  
 local - local segment

mem. divided functions  
 post-processor  $\Rightarrow$  limited set of prog.  
 virtual memory  
 virtual addr. space

primary processor its own virtual address space  
 MMIO: physical  $\rightarrow$  virt  $\rightarrow$  physical

volatile (TLB)  
 on

process - own unique PT  
 less often used mem. blocks are stored on HD

pre-emption - when task can be suspended

blocking  
 synchronization - up to the internal between 2 threads

distance - up to the internal between 2 threads

$T_i = T_i | C_i, D_i, T_i, D_i$  period.  $T_i | C_i, m_i, D_i$  period.

## Timing constraints

RT computing - result of computation must be logic.

correctly reproduced in time

$V_m, t_{out} - t_{in} < T$   
 $V_m, t_{out} - t_{in} < T$

objects of RTS discipline:  
 - design, analysis, verification

dependence with time, limited aspects:  
 - etc. time of its comp. -  $\Rightarrow$  Repetition time to every  
 - regularity of generating period events

etc. time - code structure, OS, DTA, caches  
 system time - multi-tasking (MT), access to shared resources (SR), HW interrupts

functional req:  $\Rightarrow$  acquiring environmental data  
 - human-machine interface (HMI)  
 - direct digital control - feedback

temporal req: also constraints to  
 - entities accessible by local images, forms

observation delays  
 computing delays of control  
 delay variations of the process

CONSTRAINTS (TC)  
 soft - TC according to which the exec. and keep some validity period from - not loose

hard - TC when not met  $\Rightarrow$  catastrophic

soft RT - only F & S TC  
 hard RT - at least 1 H TC, rapidly critical

will defined worst-case period (system)

system must process responses to withdrawal or WES without need of precalculated!!

reactor model - program executes in the a seq. of interactions I/O  $\Rightarrow$  OUT

RT-model - reactor model in which the OUT stream must be synchron. with input stream

feeding prog with some req. of inputs  $\Rightarrow$  same outputs

predictability - feeding same IN req  $\Rightarrow$  same OUT req with known delay or within a known TIME window

periodic -  $a_m = n \cdot T + T$   
 sporadic - min time between activations  
 aperiodic - stochastically

tasks req: temporal, precedence, resource usage (must not usage SV)

periodic requirements

deadline - upper bound (B) to finish window - lower out up. B

distance - up to the internal between 2 threads

$T_i = T_i | C_i, D_i, T_i, D_i$  period.  $T_i | C_i, m_i, D_i$  period.

periodic

when a computing system is able to keep the pace of given process and, if needed, influence it in desired way  $\Rightarrow$  RTS

functional req:  $\Rightarrow$  acquiring environmental data

temporal req: also constraints to

observation delays  
 computing delays of control  
 delay variations of the process

CONSTRAINTS (TC)  
 soft - TC according to which the exec. and keep some validity period from - not loose

hard - TC when not met  $\Rightarrow$  catastrophic

soft RT - only F & S TC  
 hard RT - at least 1 H TC, rapidly critical

will defined worst-case period (system)

system must process responses to withdrawal or WES without need of precalculated!!

reactor model - program executes in the a seq. of interactions I/O  $\Rightarrow$  OUT

RT-model - reactor model in which the OUT stream must be synchron. with input stream

feeding prog with some req. of inputs  $\Rightarrow$  same outputs

predictability - feeding same IN req  $\Rightarrow$  same OUT req with known delay or within a known TIME window

periodic -  $a_m = n \cdot T + T$   
 sporadic - min time between activations  
 aperiodic - stochastically

tasks req: temporal, precedence, resource usage (must not usage SV)

periodic requirements

deadline - upper bound (B) to finish window - lower out up. B

distance - up to the internal between 2 threads

$T_i = T_i | C_i, D_i, T_i, D_i$  period.  $T_i | C_i, m_i, D_i$  period.

periodic

periodic

periodic

periodic

periodic

periodic