# LoopPoint: Checkpoint-driven Sampled Simulation for Multi-threaded Applications

Alen Sabu<sup>1</sup>, Harish Patil<sup>2</sup>, Wim Heirman<sup>2</sup>, Trevor E. Carlson<sup>1</sup>

<sup>1</sup>National University of Singapore

<sup>2</sup>Intel Corporation






#### Simulation in the Post-Dennard Era



• Modern architectures require smarter simulators




Intel's 10nm Ice Lake die shot.
Image source: Intel

#### Simulation in the Post-Dennard Era



- Modern architectures require smarter simulators
- Microarchitectural simulation is slow
  - NPB (D), SPEC CPU2017 (ref) can take years
  - Solution Simulate representative sample




Benchmarks with 8 threads, *static* schedule, *passive* wait-policy, simulated at *100 KIPS*.

#### Simulation in the Post-Dennard Era



- Modern architectures require smarter simulators
- Microarchitectural simulation is slow
  - NPB (D), SPEC CPU2017 (ref) can take years
  - Solution Simulate representative sample
- Can we further bring down the simulation time?



Benchmarks with 8 threads, *static* schedule, *passive* wait-policy, simulated at *100 KIPS*.

### Multi-threaded Sampling is Complex



- Instruction count-based techniques are unsuitable<sup>1</sup>
  - Forces determinism among threads
  - Ignoring spinloops inflates IPC

# Multi-threaded Sampling is Complex



- Instruction count-based techniques are unsuitable<sup>1</sup>
  - Forces determinism among threads
  - Ignoring spinloops inflates IPC
- Threads progress differently due to load imbalance
  - Locks are acquired in different order
  - Unprotected shared memory accesses differ

### Multi-threaded Sampling is Complex



- Instruction count-based techniques are unsuitable<sup>1</sup>
  - Forces determinism among threads
  - Ignoring spinloops inflates IPC

#### Identify a unit of work that is invariant across executions

Unprotected shared memory accesses differ



Single-threaded Sampling

SimPoint<sup>1</sup> SMARTS<sup>2</sup>



Instruction count

Multi-threaded Sampling

Time-based sampling<sup>4</sup> Time

Multiprocessor Sampling

Flex Points<sup>3</sup> Instruction count

Application-specific Sampling

BarrierPoint<sup>5</sup> Inter-barrier regions

TaskPoint<sup>6</sup> Task instances



Single-threaded Sampling

SimPoint<sup>1</sup> SMARTS<sup>2</sup>



Instruction count

Multi-threaded Sampling

Time-based sampling<sup>4</sup> Time

**Multiprocessor Sampling** 

Flex Points<sup>3</sup> Instruction count

Application-specific Sampling

BarrierPoint<sup>5</sup> Inter-barrier regions

TaskPoint<sup>6</sup> Task instances



Single-threaded Sampling

SimPoint<sup>1</sup> SMARTS<sup>2</sup>



Time-based sampling<sup>4</sup> Time

Multi-threaded Sampling

**Multiprocessor Sampling** 

Flex Points<sup>3</sup> Instruction count

Application-specific Sampling

BarrierPoint<sup>5</sup> Inter-barrier regions
TaskPoint<sup>6</sup> Task instances



Single-threaded Sampling

SimPoint<sup>1</sup> SMARTS<sup>2</sup>



**Multiprocessor Sampling** 

Flex Points<sup>3</sup> Instruction count

Multi-threaded Sampling

Time-based sampling<sup>4</sup> Time

**Application-specific Sampling** 

BarrierPoint<sup>5</sup> Inter-barrier regions

TaskPoint<sup>6</sup> Task instances



Single-threaded Sampling

SMARTS<sup>2</sup>

Instruction count

Multiprocessor Sampling

Flex Points<sup>3</sup> Instruction count

#### We consider the number of loop executions as unit of work

Time-based sampling<sup>4</sup> Time

BarrierPoint<sup>5</sup> Inter-barrier regions

TaskPoint<sup>6</sup> Task instances

<sup>11</sup> 

<sup>&</sup>lt;sup>1</sup>Sherwood et al., "Automatically Characterizing Large Scale Program Behavior", ASPLOS'02 <sup>4</sup>Carl

<sup>&</sup>lt;sup>2</sup>Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ISCA'03

<sup>&</sup>lt;sup>3</sup>Wenisch et al., "SimFlex: statistical sampling of computer system simulation", IEEE Micro'06

# Overall Methodology




Where to simulate

How to simulate

# Overall Methodology






How to simulate


# **Overall Methodology**






# **Loop-based Profiling**





# **Loop-based Profiling**






### Loop-based Profiling: Flow-control




- Load Imbalance can affect profiling
  - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
  - Synchronize threads (barriers) externally at regular intervals
  - Make sure all threads execute similar number of instructions




# Loop-based Profiling: Flow-control



- Load Imbalance can affect profiling
  - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
  - Synchronize threads (barriers) externally at regular intervals
  - Make sure all threads execute similar number of instructions






#### Loop-based Profiling: Flow-control



- Load Imbalance can affect profiling
  - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
  - Synchronize threads (barriers) externally at regular intervals
  - Make sure all threads execute similar number of instructions

Slice Generation (PC, count)


Synchronization Filtering



#### **Loop-based Profiling: Sync Filtering**




- Goal: Filter out synchronization during profiling
  - Profiling data should contain only *real* work
- Solutions:
  - Automatic detection using loop analysis<sup>1</sup>
  - Ignore sync library code (Ex. libiomp5.so, libpthread.so)




#### **Loop-based Profiling: Sync Filtering**




- Goal: Filter out synchronization during profiling
  - Profiling data should contain only *real* work
- Solutions:
  - Automatic detection using loop analysis<sup>1</sup>
  - Ignore sync library code (Ex. libiomp5.so, libpthread.so)









- Region start/stop
  - Global instruction count reaches threshold (#threads × 100 M)
  - Region boundary at a loop entry/exit use DCFG analysis
- Looppoint region markers (PC, count<sub>PC</sub>)
  - Global count of loop entries: invariant across executions
  - Simulate the same amount of work





- Region start/stop
  - Global instruction count reaches threshold (#threads × 100 M)
  - Region boundary at a loop entry/exit use DCFG analysis
- Looppoint region markers (PC, count<sub>PC</sub>)
  - Global count of loop entries: invariant across executions
  - Simulate the same amount of work







- Basic Block (BB)
  - Section of code with single entry and exit
- Basic Block Vector (BBV)
  - Execution fingerprint of an application interval
  - Vector with one element for each basic blogkv
  - Exec Wt = entry count × number of instructions

		ID:		A	В	С	
	вв	Exec Count:	<	1,	20,	Ο,	>
weigh	by	Block Size:	<	8,	3,	1,	>
		BB Exec Wt:	<	8,	60,	Ο,	>

BB	Example Assembly Code			
А	srl	a2, 0x8, t4		
	and	a2, 0xff, t12		
	addl	zero, t <b>12</b> , s <b>6</b>		
	subl	t7, 0x1, t7		
	cmpeq	s6, $0x25$ , $v0$		
	cmpeq	s6, 0, t0		
	bis	v0, t0, v0		
	bne	v0, 0x120018c48		
В	subl	t7, 0x1, t7		
	cmple	t7, 0x3, t2		
	beq	t2, 0x120018b04		
С	ble	t7, 0x120018bb4		



- Basic Block (BB)
  - Section of code with single entry and exit
- Basic Block Vector (BBV)

```
Exect [ A:8, B:60, C:0, ...]
```

Exec Wt = entry count × number of instructions


```
ID: A B C


BB Exec Count: < 1, 20, 0, ...>
weigh by Block Size: < 8, 3, 1, ...>
BB Exec Wt: < 8, 60, 0, ...>
```


BB	Example	e Assembly Code
А	srl	a2, 0x8, t4
	and	a2, 0xff, t12
	addl	zero, t12, s6
	subl	t7, 0x1, t7
	cmpeq	s6, $0x25$ , $v0$
	cmpeq	s6, 0, t0
	bis	v0, t0, v0
	bne	v0, 0x120018c48
В	subl	t7, 0x1, t7
	cmple	t7, 0x3, t2
	beq	t2, 0x120018b04
С	ble	t7, 0x120018bb4



Ratio of instructions per thread may differ









- Ratio of instructions per thread may differ
- Global-BBVs capture parallelism among threads
  - Concatenate per-thread BBVs to larger Global BBV

BB	Example Assembly Code			
А	srl	a2, 0x8, t4		
	and	a <b>2</b> , <b>0</b> xff, t <b>12</b>		
	addl	zero, t <b>12</b> , s <b>6</b>		
	subl	t7, 0x1, t7		
	cmpeq	s6, 0x25, v0		
	cmpeq	s6, 0, t0		
	bis	v0, t0, v0		
	bne	v0, 0x120018c48		
В	subl	t7, 0x1, t7		
	cmple	t7, 0x3, t2		
	beq	t2, 0x120018b04		
С	ble	t7, 0x120018bb4		
М	subl	t7, 0x1, t7		
1,1	gt	t7, 0x120018b90		

1 010001 001					
BB	Example	e Assembly Code			
А	srl	a2, 0x8, t4			
	and	a2, 0xff, t12			
	addl	zero, t12, s6			
		t7, 0x1, t7			
		s6, 0x25, v0			
	cmpeq	s6, 0, t0			
	bis	v0, t0, v0			
	bne	v0, 0x120018c48			
В	subl	t7, 0x1, t7			
	cmple	t7, 0x3, t2			
	beq	t2, 0x120018b04			
С	ble	t7, 0x120018bb4			
	•••				
М	subl	t7, 0x1, t7			
141	gt	t7, 0x120018b90			



Ratio of instructions per thread may differ

• Global-BBVs capture parallelism among threads

Concatenate per-thread BBVs to

BB ID: A B C ...
BB Exec Wt: < 8, 60, 0, ... >

BB ID: N O P ... BB Exec Wt: < 8, 60, 0, ... >


	BB	Example Assembly Code				
)	N	07 (0	BB		Le As	sembly Code
		0 0	A	subl	a2, zero t7,	0x8, t4 0xff, t12 0, t12, s6 0x1, t7
	0	k k		cmpeq cmpeq bis bne	s6, v0,	0x25, v0 0, t0 t0, v0 0x120018c48
		ŀ	В		-	0x1, t7
	Р	k		pea		0x3, t2 0x120018b04
-	•••		С	ble	t7,	0x120018bb4
	Z					
			М	subl gt	-	0x1, t7 0x120018b90

Thread 1

Thread 0




Ratio of instructions per thread may differ



# **A LoopPoint Region**




```
638.imagick s/magick/morphology.c
2842 #if defined(MAGICKCORE OPENMP SUPPORT)
      #pragma omp parallel for schedule(static,4) shared(progress, status) \
        magick_threads(image,result_image,image->rows,1)
2844
2845 #endif
      for (y=0; y < (ssize t) image->rows; y++)
2847
         for (x=0; x < (ssize_t) image->columns; x++)
2886
2887
            for (v=0; v < (ssize_t) kernel->height; v++) {
3021
              for (u=0; u < (ssize t) kernel->width; u++, k--) {
3022
              } /* u */
3034
3037
3342
```



# **Identifying Simulation Regions**




- Group similar Global-BBVs
  - K-means algorithm: Centroid-based clustering



# **Identifying Simulation Regions**




- Group similar Global-BBVs
  - K-means algorithm: Centroid-based clustering
- Vector closest to centroid is the representative



# **Identifying Simulation Regions**



- Group similar Global-BBVs
  - K-means algorithm: Centroid-based clustering
- Vector closest to centroid is the representative
- Simulation regions (looppoints)
  - Checkpoints generated from the application
  - Use (PC, count<sub>PC</sub>) information of representatives



### **Application Reconstruction**



- Representative regions (looppoints) are simulated in parallel
- Warmup handling:
  - Simulate a large enough warmup region before simulation region
- Application performance
  - The weighted average of the performance of simulation regions

# **Application Reconstruction**



- Representative regions (looppoints) are simulated in parallel
- Warmup handling:
  - Simulate a large enough warmup region before simulation region
- Application performance
  - The weighted average of the perform

$$multiplier_j = \frac{\sum_{i=0}^{m} inscount_i}{inscount_j}$$

$$total\ runtime = \sum_{i=rep_1}^{rep_N} runtime_i imes multiplier_i$$

m regions represented by jth looppoint

#### **Experimental Setup**



- Simulation Infrastructure
  - Sniper<sup>1</sup> 7.4
    - Mimics Intel Gainestown 8/16 core
- Benchmarks and OpenMP settings
  - SPEC CPU2017 speed benchmarks
    - Input: train; Threads: 8; Wait policy: Active, Passive
  - NAS Parallel Benchmarks (NPB)
    - Input: Class C; Threads: 8, 16; Wait policy: Passive
  - OpenMP scheduling policy: static








# **Accuracy Results**



Prediction error wrt. performance of whole application

SPEC CPU2017 with train inputs, 8 threads





# **Accuracy Results**



Prediction error wrt. performance of whole application

SPEC CPU2017 with train inputs, 8 threads






#### **Scaling with Threads**



Runtime prediction error wrt. whole application runtime


NPB 3.3 with *Class C* inputs, 8 and 16 threads, *passive* wait-policy






Parallel and serial speedup achieved for LoopPoint

SPEC CPU2017 with train inputs, 8 threads, active wait-policy






Parallel and serial speedup achieved for LoopPoint





Speedup comparison with BarrierPoint


SPEC CPU2017 with ref inputs, 8 threads, passive wait-policy





Speedup comparison with BarrierPoint

SPEC CPU2017 with ref inputs, 8 threads, passive wait-policy



#### Summary



#### Contributions

- Methodology to sample generic multi-threaded workloads
- Uses application loops as the unit of work
- Flexible to be used for checkpoint-based simulation

#### **Summary**



#### Contributions

- Methodology to sample generic multi-threaded workloads
- Uses application loops as the unit of work
- Flexible to be used for checkpoint-based simulation
- Accurate results in minimal time
  - Average absolute error of 2.3% across applications
  - Parallel speedup going up to 31,000 ×
  - Reduces simulation time from a few years to a few hours



# There are two kinds of people in this world:

1. Those who can extrapolate from incomplete data

#### Thank you!

# LoopPoint: Checkpoint-driven Sampled Simulation for Multi-threaded Applications

Alen Sabu<sup>1</sup>, Harish Patil<sup>2</sup>, Wim Heirman<sup>2</sup>, Trevor E. Carlson<sup>1</sup>

alens@comp.nus.edu.sg, harish.patil@intel.com, wim.heirman@intel.com, tcarlson@comp.nus.edu.sg

<sup>1</sup>National University of Singapore

<sup>2</sup>Intel Corporation



