

LoopPoint: Checkpoint-driven Sampled Simulation for Multi-threaded Applications

Alen Sabu¹, Harish Patil², Wim Heirman², Trevor E. Carlson¹

¹National University of Singapore

²Intel Corporation




NUS
National University
of Singapore



Simulation in the Post-Dennard Era

- Modern architectures require smarter simulators




Intel's 10nm Ice Lake die shot.

Image source: Intel

Simulation in the Post-Dennard Era


- Modern architectures require smarter simulators
- Microarchitectural simulation is slow
 - NPB (D), SPEC CPU2017 (ref) can take years
 - Solution – Simulate representative sample



Benchmarks with 8 threads, *static* schedule,
passive wait-policy, simulated at 100 KIPS.

Simulation in the Post-Dennard Era

- Modern architectures require smarter simulators
- Microarchitectural simulation is slow
 - NPB (D), SPEC CPU2017 (ref) can take years
 - Solution – Simulate representative sample
- Can we further bring down the simulation time?



Benchmarks with 8 threads, *static* schedule,
passive wait-policy, simulated at 100 KIPS.

Multi-threaded Sampling is Complex

- Instruction count-based techniques are unsuitable¹
 - Forces determinism among threads
 - Ignoring spinloops – inflates IPC

Multi-threaded Sampling is Complex

- Instruction count-based techniques are unsuitable¹
 - Forces determinism among threads
 - Ignoring spinloops – inflates IPC
- Threads progress differently due to load imbalance
 - Locks are acquired in different order
 - Unprotected shared memory accesses differ

Multi-threaded Sampling is Complex

- Instruction count-based techniques are unsuitable¹
 - Forces determinism among threads
 - Ignoring spinloops – inflates IPC

Identify a *unit of work* that is *invariant* across executions

- Unprotected shared memory accesses differ

Application Sampling In-place

Single-threaded Sampling

SimPoint¹
SMARTS² → Instruction count

Multiprocessor Sampling

Flex Points³ → Instruction count

Multi-threaded Sampling

Time-based sampling⁴ → Time

Application-specific Sampling

BarrierPoint⁵ → Inter-barrier regions
TaskPoint⁶ → Task instances

¹Sherwood et al., “Automatically Characterizing Large Scale Program Behavior”, ASPLOS’02

²Wunderlich et al., “SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling”, ISCA’03

Application Sampling In-place

Single-threaded Sampling

SimPoint¹
SMARTS² → Instruction count

Multiprocessor Sampling

Flex Points³ → Instruction count

Multi-threaded Sampling

Time-based sampling⁴ → Time

Application-specific Sampling

BarrierPoint⁵ → Inter-barrier regions
TaskPoint⁶ → Task instances

¹Sherwood et al., "Automatically Characterizing Large Scale Program Behavior", ASPLOS'02

²Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ISCA'03

³Wenisch et al., "SimFlex: statistical sampling of computer system simulation", IEEE Micro'06

Application Sampling In-place

Single-threaded Sampling

SimPoint¹
SMARTS² ➡ Instruction count

Multiprocessor Sampling

Flex Points³ ➡ Instruction count

Multi-threaded Sampling

Time-based sampling⁴ ➡ Time

Application-specific Sampling

BarrierPoint⁵ ➡ Inter-barrier regions
TaskPoint⁶ ➡ Task instances

¹Sherwood et al., “Automatically Characterizing Large Scale Program Behavior”, ASPLOS’02

²Wunderlich et al., “SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling”, ISCA’03

³Wenisch et al., “SimFlex: statistical sampling of computer system simulation”, IEEE Micro’06

⁴Carlson et al., “Sampled Simulation of Multithreaded Applications”, ISPASS’13

Application Sampling In-place

Single-threaded Sampling

SimPoint¹
SMARTS² ➡ Instruction count

Multiprocessor Sampling

Flex Points³ ➡ Instruction count

Multi-threaded Sampling

Time-based sampling⁴ ➡ Time

Application-specific Sampling

BarrierPoint⁵ ➡ Inter-barrier regions
TaskPoint⁶ ➡ Task instances

¹Sherwood et al., "Automatically Characterizing Large Scale Program Behavior", ASPLOS'02

²Wunderlich et al., "SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ISCA'03

³Wenisch et al., "SimFlex: statistical sampling of computer system simulation", IEEE Micro'06

⁴Carlson et al., "Sampled Simulation of Multithreaded Applications", ISPASS'13

⁵Carlson et al., "BarrierPoint: Sampled simulation of multi-threaded applications", ISPASS'14

⁶Grass et al., "TaskPoint: Sampled simulation of task-based programs", ISPASS'16

Application Sampling In-place

Single-threaded Sampling

SimPoint¹ → Instruction count
SMARTS² → Instruction count

Multiprocessor Sampling

Flex Points³ → Instruction count

We consider the number of loop executions as unit of work

Time-based sampling⁴ → Time

BarrierPoint⁵ → Inter-barrier regions
TaskPoint⁶ → Task instances

¹Sherwood et al., “Automatically Characterizing Large Scale Program Behavior”, ASPLOS’02

²Wunderlich et al., “SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling”, ISCA’03

³Wenisch et al., “SimFlex: statistical sampling of computer system simulation”, IEEE Micro’06


⁴Carlson et al., “Sampled Simulation of Multithreaded Applications”, ISPASS’13

⁵Carlson et al., “BarrierPoint: Sampled simulation of multi-threaded applications”, ISPASS’14

⁶Grass et al., “TaskPoint: Sampled simulation of task-based programs”, ISPASS’16


Where to simulate

How to simulate




How to simulate


Overall Methodology



Loop-based Profiling



Loop-based Profiling



Loop-based Profiling: Flow-control

- Load Imbalance can affect profiling
 - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
 - Synchronize threads (barriers) externally at regular intervals
 - Make sure all threads execute similar number of instructions



Flow-control

Slice Generation
(PC, count)

Synchronization
Filtering



Loop-based Profiling: Flow-control

- Load Imbalance can affect profiling
 - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
 - Synchronize threads (barriers) externally at regular intervals
 - Make sure all threads execute similar number of instructions



Loop-based Profiling: Flow-control

- Load Imbalance can affect profiling
 - Make sure threads make equal forward progress
- Implementation: Control the forward progress of threads
 - Synchronize threads (barriers) externally at regular intervals
 - Make sure all threads execute similar number of instructions



Loop-based Profiling: Sync Filtering

- Goal: Filter out synchronization during profiling
 - Profiling data should contain only *real* work
- Solutions:
 - Automatic detection using loop analysis¹
 - Ignore sync library code (Ex. `libiomp5.so`, `libpthread.so`)

Flow-control

Slice Generation
(PC, count)

Synchronization
Filtering

Loop-based Profiling: Sync Filtering


- Goal: Filter out synchronization during profiling
 - Profiling data should contain only *real* work
- Solutions:
 - Automatic detection using loop analysis¹
 - Ignore sync library code (Ex. `libiomp5.so`, `libpthread.so`)

Flow-control

Slice Generation
(PC, count)

Synchronization
Filtering

Application execution



Loop-based Profiling: Slice Generation

- Region start/stop
 - Global instruction count reaches threshold ($\#threads \times 100 \text{ M}$)
 - Region boundary at a loop entry/exit – use DCFG analysis
- Looppoint region markers ($PC, count_{PC}$)
 - Global count of loop entries: invariant across executions
 - Simulate the same ***amount of work***



Flow-control

Slice Generation
(PC, count)

Synchronization
Filtering

Loop-based Profiling: Slice Generation

- **Region start/stop**
 - Global instruction count reaches threshold ($\#threads \times 100\text{ M}$)
 - Region boundary at a loop entry/exit – use DCFG analysis
- **Looppoint region markers ($PC, count_{PC}$)**
 - Global count of loop entries: invariant across executions
 - Simulate the same ***amount of work***



Loop-based Profiling: Slice Generation

- **Basic Block (BB)**
 - Section of code with single entry and exit
- **Basic Block Vector (BBV)**
 - Execution fingerprint of an application interval
 - Vector with one element for each basic block
 - $\text{Exec Wt} = \text{entry count} \times \text{number of instructions}$

BB	Example Assembly Code
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04
C	ble t7, 0x120018bb4
...	...

```
                ID:    A    B    C
BB Exec Count: < 1, 20, 0, ...>
weigh by Block Size: < 8, 3, 1, ...>
BB Exec Wt: < 8, 60, 0, ...>
```

Loop-based Profiling: Slice Generation

- Basic Block (BB)
 - Section of code with single entry and exit
- Basic Block Vector (BBV)
 - Execution frequency for each basic block
 - Vector of execution counts for each basic block
 - Exec Wt = *entry count* \times *number of instructions*

[A:8, B:60, C:0, ...]




BB	Example Assembly Code
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04
C	ble t7, 0x120018bb4
...	...

```

ID:      A    B    C
BB Exec Count: < 1, 20, 0, ...>
weigh by Block Size: < 8, 3, 1, ...>
BB Exec Wt: < 8, 60, 0, ...>
  
```

Loop-based Profiling: Vector Concatenation

- Ratio of instructions per thread may differ



Loop-based Profiling: Vector Concatenation

- Ratio of instructions per thread may differ
- *Global-BBVs* capture parallelism among threads
 - Concatenate per-thread BBVs to larger Global BBV

BB	Example Assembly Code
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04
C	ble t7, 0x120018bb4
...	...
M	subl t7, 0x1, t7 gt t7, 0x120018b90

BB	Example Assembly Code
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04
C	ble t7, 0x120018bb4
...	...
M	subl t7, 0x1, t7 gt t7, 0x120018b90

Loop-based Profiling: Vector Concatenation

- Ratio of instructions per thread may differ
- Global-BBVs* capture parallelism among threads
 - Concatenate per-thread BBVs to

BB ID: **A** **B** **C** ...
 BB Exec Wt: < **8**, **60**, **0**, ... >

BB ID: **N** **O** **P** ...
 BB Exec Wt: < **8**, **60**, **0**, ... >

BB	Example Assembly Code														
N	<table> <tr> <th>BB</th><th>Example Assembly Code</th></tr> <tr> <td>A</td><td> srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48 </td></tr> <tr> <td>B</td><td> subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04 </td></tr> <tr> <td>C</td><td>ble t7, 0x120018bb4</td></tr> <tr> <td>...</td><td>...</td></tr> <tr> <td>Z</td><td>...</td></tr> <tr> <td>M</td><td> subl t7, 0x1, t7 gt t7, 0x120018b90 </td></tr> </table>	BB	Example Assembly Code	A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48	B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04	C	ble t7, 0x120018bb4	Z	...	M	subl t7, 0x1, t7 gt t7, 0x120018b90
BB	Example Assembly Code														
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 cmpeq s6, 0x25, v0 cmpeq s6, 0, t0 bis v0, t0, v0 bne v0, 0x120018c48														
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04														
C	ble t7, 0x120018bb4														
...	...														
Z	...														
M	subl t7, 0x1, t7 gt t7, 0x120018b90														

Thread 1

Thread 0

Loop-based Profiling: Vector Concatenation

- Ratio of instructions per thread may differ
- Global-BBVs* capture parallelism among threads
 - Concatenate per-thread BBVs to

BB ID: **A** **B** **C** ...
 BB Exec Wt: < **8**, **60**, **0**, ... >

[**A:8**, **B:60**, **C:0**, ..., **N:8**, **O:60**, **P:0**, ...]

Global-BBV

BB ID: **N** **O** **P** ...
 BB Exec Wt: < **8**, **60**, **0**, ... >

BB	Example Assembly Code
N	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 0x25, v0 0, t0 t0, v0 0x120018c48
A	srl a2, 0x8, t4 and a2, 0xff, t12 addl zero, t12, s6 subl t7, 0x1, t7 0x25, v0 0, t0 t0, v0 0x120018c48
B	subl t7, 0x1, t7 cmple t7, 0x3, t2 beq t2, 0x120018b04
C	ble t7, 0x120018bb4
...	...
M	subl t7, 0x1, t7 gt t7, 0x120018b90


Thread 1

Thread 0

A LoopPoint Region

638.imagick_s/magick/morphology.c


```
2842 #if defined(MAGICKCORE_OPENMP_SUPPORT)
2843 #pragma omp parallel for schedule(static,4) shared(progress,status) \
2844     magick_threads(image,result_image,image->rows,1)
2845 #endif
2846 for (y=0; y < (ssize_t) image->rows; y++)
2847 {
    .....
2886     for (x=0; x < (ssize_t) image->columns; x++)
2887     {
3021         for (v=0; v < (ssize_t) kernel->height; v++) {
3022             for (u=0; u < (ssize_t) kernel->width; u++, k--) {
                .....
3034             } /* u */
                .....
3037         } /* v */
3342     } /* x */
3357 } /* y */
    .....
```



638.imagick_s, train input, 8 threads


Identifying Simulation Regions

- Group similar Global-BBVs
 - K-means algorithm: Centroid-based clustering




Identifying Simulation Regions

- Group similar Global-BBVs
 - K-means algorithm: Centroid-based clustering
- Vector closest to centroid is the representative



Identifying Simulation Regions

- Group similar Global-BBVs
 - K-means algorithm: Centroid-based clustering
- Vector closest to centroid is the representative
- Simulation regions (looppoints)
 - Checkpoints generated from the application
 - Use (PC, count_{PC}) information of representatives



- Representative regions (looppoints) are simulated in parallel
- Warmup handling:
 - Simulate a large enough warmup region before simulation region
- Application performance
 - The weighted average of the performance of simulation regions

- Representative regions (looppoints) are simulated in parallel
- Warmup handling:
 - Simulate a large enough warmup region before simulation region
- Application performance
 - The weighted average of the performance

$$multiplier_j = \frac{\sum_{i=0}^m inscount_i}{inscount_j}$$

$$total\ runtime = \sum_{i=rep_1}^{rep_N} runtime_i \times multiplier_i$$


m regions represented by j^{th} looppoint

- Simulation Infrastructure

- Sniper¹ 7.4
 - Mimics Intel Gainestown 8/16 core

- Benchmarks and OpenMP settings


- SPEC CPU2017 speed benchmarks
 - Input: train; Threads: 8; Wait policy: Active, Passive
- NAS Parallel Benchmarks (NPB)
 - Input: Class C; Threads: 8, 16; Wait policy: Passive
- OpenMP scheduling policy: *static*



Accuracy Results

- Prediction error wrt. performance of whole application



SPEC CPU2017 with train inputs, 8 threads



Accuracy Results


- Prediction error wrt. performance of whole application

SPEC CPU2017 with train inputs, 8 threads




- Runtime prediction error wrt. whole application runtime

NPB 3.3 with *Class C* inputs, 8 and 16 threads, *passive* wait-policy




- Parallel and serial speedup achieved for LoopPoint

SPEC CPU2017 with *train* inputs, 8 threads, *active wait-policy*




- Parallel and serial speedup achieved for LoopPoint

SPEC CPU2017 with *train* inputs, 8 threads, *active* wait-policy



NPB with *Class C* inputs, 8 and 16 threads, *passive* wait-policy



8 core


Serial: 49×
Parallel: 1031×

16 core

Serial: 31×
Parallel: 606×


- Speedup comparison with BarrierPoint

SPEC CPU2017 with *ref* inputs, 8 threads, *passive* wait-policy



- Speedup comparison with BarrierPoint

SPEC CPU2017 with *ref* inputs, 8 threads, *passive* wait-policy



**Up to 31000X
speedup!**

- **Contributions**
 - Methodology to sample generic multi-threaded workloads
 - Uses application loops as the unit of work
 - Flexible to be used for checkpoint-based simulation

- **Contributions**
 - Methodology to sample generic multi-threaded workloads
 - Uses application loops as the unit of work
 - Flexible to be used for checkpoint-based simulation
- **Accurate results in minimal time**
 - Average absolute error of 2.3% across applications
 - Parallel speedup going up to 31,000 ×
 - Reduces simulation time from a few years to a few hours

There are two kinds of people in this world:

- 1. Those who can extrapolate from incomplete data*

Thank you!

LoopPoint: Checkpoint-driven Sampled Simulation for Multi-threaded Applications

Alen Sabu¹, Harish Patil², Wim Heirman², Trevor E. Carlson¹

alens@comp.nus.edu.sg, harish.patil@intel.com, wim.heirman@intel.com, tcarlson@comp.nus.edu.sg

¹National University of Singapore

²Intel Corporation



NUS
National University
of Singapore



This presentation and recording belong to the authors. No distribution is allowed without the authors' permission.