
6502 Microprocessor Kit User's Manual



6502 MICROPROCESSOR KIT

CONTENTS

OVERVIEW	3
FUNCTIONAL BLOCK DIAGARM	3
HARDWARE LAYOUT	4
KEYBOARD LAYOUT	5
HARDWARE FEATURES	6
MEMORY AND I/O MAPS	6
GPIO1 LED	7
CONNECTING KIT TO TERMINAL	8
EXPANSION BUS HEADER	9
10ms TICK GENERATOR	10
RS232C PORT	11
DATA FRAME for UART COMMUNICATION	11
CONNECTING LCD MODULE	13
LOGIC PROBE POWER SUPPLY	16
WRITE YOUR OWN MONITOR PROGRAM	17
HARDWARE SCHEMATIC, BOM	18
MONITOR PROGRAM LISTINGS	22

OVERVIEW

The 6502 Microprocessor kit is a new design single board computer using the G65SC02 as a CPU. This single board computer is a basic learning tool for programming the 6502 with low level instructions hex code. The board has hex keypad and 7-segment display for entering the instruction hex code and test it directly. Students will learn basic of the computer hardware and software of the 6502 easily. The manual also provides monitor program listings, the method to modify or write your own monitor program.


Address Bus 1MHz CLK SRAM **EPROM** Data Bus 6502 100Hz IRQ tick PLD decoder 74HC573 74HC573 74HC541 Address Data 'I I T I I T I D Е Function Keys HEX 9 А В KEY 5 7 4 6 0 1 2 3

6502 KIT FUNCTIONAL BLOCK DIAGRAM

Notes

- 1. UART is software control for low speed asynchronous communication.
- 2. The kit provides 8-bit LCD module interfacing bus.
- 3. 100Hz Tick generator is for interrupt experiment.
- 4. Ports for display and keypad interfacing were built with discrete logic IC chips.
- 5. Memory and Port decoders are made with Programmable Logic Device, PLD.

HARDWARE LAYOUT



20-pin Text LCD header.

Selector for 10ms tick or IRQ key

Important Notes

- 1. Plugging or removing the LCD module must be done when the kit is powered off!
- 2. AC adapter should provide approx. +9VDC, higher voltage will cause the voltage regulator chip becomes hot.
- 3. The kit has diode protection for wrong polarity of adapter jack. If the center pin is not the positive (+), the diode will be reverse bias, preventing wrong polarity to feed to voltage regulator.

KEYBOARD LAYOUT

COPY	\$06 C	\$07 D	\$08 E	\$09 F	PC	SBR	INS	RESET
REL	\$02	\$03 9	\$04 A	\$05 B	REG	CBR	DEL	USER
SEND	NV_B	DIZC 5	\$00 6	\$01 7	DATA	_	STEP	IRQ
LOAD	A 0	X 1	Y 2	S	ADDR	+	GO	REP
						ε	5502 Micropi	rocessor Kit

HEX keys Hexadecimal number 0 to F with associated user registers, flag bits and page zero memory \$00 to \$09 (use with key REG)

CPU control keys

RESET Reset the CPU, the 6502 will get reset vector from location FFFC and FFFD

USER User key for lab test, active low

IRQ Make IRQ pin to logic low, used for experimenting with interrupt process

Monitor function keys

REP Repeat the key that pressed, must be pressed together with REP key.

INS N/A.

DEL N/A

STEP Execute user code only single instruction and return to save CPU registers

GO Jump from monitor program to user code

- Decrement current display address by one

+ Increment current display address by one

PC Set current display address with user Program Counter

REG	Display user registers, flags or page zero \$00 to \$09 with HEX key.	
DATA	Set entry mode of hex keys to Data field	6
ADDR	Set entry mode of hex keys to Address field	

COPY N/A

REL Compute relative byte, used with key + for Start, Destination and key GO

SEND N/A

LOAD Load Intel or MOS hex file at 2400 bit/s using serial port

Note, N/A=not available for the current version of monitor program


HARDWARE FEATURES

The hardware features are as follows;

- CPU: 65SC02, CMOS 8-bit Microprocessor @1MHz clock
- Memory: 32kB RAM, 16kB EPROM
- Memory and I/O Decoder chip: Programmable Logic Device GAL16V8D
- Display: 6-digit 7-segment LED
- Keyboard: 36 keys
- RS232 port: software controlled UART 2400 bit/s 8n1
- Debugging LED: 8-bit GPIO1 LED at location \$8000
- Tick: 10ms tick produced by 89C2051
- Text LCD interface: direct CPU bus interface text LCD
- Expansion header: 40-pin header


MEMORY AND I/O MAPS

The first 32kB is RAM space from 0000-7FFFH. Zero page is location 00-FFH. Stack space is 100-1FFH. User space is from 200H to 7FFFH. The 6502 CPU uses memory space from 8000H-BFFFH for I/O port. The monitor ROM is located at C000H-FFFFH



GPIO1 LED

The 6502 kit provides a useful 8-bit binary display. It can be used to debug the program or code running demonstration. The I/O address is 8000H. U14 is 8-bit data latch. Logic 1 at the output will make LED lit.



The GPIO1 LED can be used to display accumulator register easily. Let us take a look the sample code below.

Address	Hex code	Label	Instruction	comment
0200	A9 01	MAIN	LDA #1	Load register A with 1
0202	8D 00 80		STA \$8000	Write A to GPIO1@ 8000H

The test code has only two instructions. The first instruction has two bytes machine code, A9 and 01. The second instruction has three bytes, 8D, 00 and 80.

Enter the hex code to memory from 0200 to 0203. Then press PC, and execute the instruction with single step by pressing key STEP. The 2nd press STEP key that executes instruction STA \$8000 will make the GPIO1 LED showing the content of register A. Try change the load value to register A.

Another sample is with JUMP instruction. The JUMP instruction will change the Program Counter to 0200, to repeat program running. Now we use zero page at location 0 to be the byte to be incremented. After incrementing, we load it to register A then write to location of GPIO1 at 8000H. And with JMP LOOP instruction, the program will be repeated.

Address	Hex code	Label	Instruction	comment
0200	E6 00	LOOP	INC \$0	Increment location 0
0202	A5 00		LDA \$0	Load A with location 0
0204	8D 00 80		STA \$8000	Write A to GPIO1@ 8000H
0207	4C 00 02		JMP LOOP	Jump back to loop

Again enter the hex code to memory and test it with single step. Now press key STEP and key REP together. Every time when instruction STA \$8000 was executed, did you see the binary number counting?

We will learn more the use of GPIO1 with 6502 Programming Lab Book.

CONNECTING 6502 KIT TO TERMINAL

For LOAD key, we can connect the 6502 kit to a terminal by RS232C cross cable. You may download free terminal program, teraterm from this URL, http://ttssh2.sourceforge.jp/index.html.en



The example shows connecting laptop with COM1 port to the RS232C port of the 6502 kit. New laptop has no COM port, we may use the USB-RS232 adapter for converting the USB port to RS232 port.


To download Intel or MOS hex file that generated from the assembler or c compiler, set serial port speed to 2400 bit/s, 8-data bit, no parity, no flow control, one stop bit.

Tera Term: Serial port setup						
Port:	COM1	~	ОК			
Baud rate:	2400	~				
Data:	8 bit	~	Cancel			
Parity:	none	~				
Stop:	1 bit	~	Help			
Flow control:	none	~				
Transmit delay 1 msec/char 0 msec/line						

Press key LOAD, then key GO. The kit will wait for the data stream from terminal. On PC, Click file>Send File>LED.HEX. The kit will read the hex file, write to memory, when completed the start message will be displayed. The kit accepts for both Intel or MOS hex files.


EXPANSION BUS HEADER

JP1, 40-pin header provides CPU bus signals for expansion or I/O interfacing. Students may learn how to make the simple I/O port, interfacing to Analog-to-Digital Converter, interfacing to stepper motor or AC power circuits.




USER KEY

User key, S19 is one bit active low key switch connected to bit 6 of Port 0. To test the logic of S19, we can use instruction LDA \$8001 and check bit 6 of the accumulator with test bit instruction.



10ms TICK GENERATOR

SW1 is a selector for interrupt source between key IRQ or 10ms tick produced by 89C2051 microcontroller. Tick generator is software controlled using timer0 interrupt in the 89C2051 chip. The active low tick signal is sent to P3.7. For tick running indicator, P1.7 drives D1 LED.




Tick is a 10ms periodic signal for triggering the 6502 IRQ pin. When select SW1 to Tick, the 6502 CPU can be triggered by a maskable interrupt. The 100Hz tick or 10ms tick can be used to produce tasks that executed with multiple of tick. The 6502 kit lab look will show how to use 10ms tick to make a digital timer.



RS232C PORT

The RS232C port is for serial communication. We can use a cross cable or null MODEM cable to connect between the kit and terminal, or kit #1 to kit #2 for sending or receiving hex file. The connector for both sides are DB9 female. We may build or buy it from computer stores.




For new PC or laptop computer with USB port, we may have the RS232C port by using the USB to RS232 converter.



DATA FRAME for UART COMMUNICATION

Serial data that communicated between kit and terminal is asynchronous format. The 6502 kit has no UART chip, instead it uses software controlled to produce bit rate of 2400 bit/s. The data frame is composed of start bit, 8-data bit and stop bit. For our kit, period = 1/2400 = 417 microseconds



Since bit period is provided by machine cycle delay. Thus to send/receive serial data correctly, all interrupts must be disabled.

CONNECTING LCD MODULE

JR1 is 20-pin header for connecting the LCD module. The example shows connecting the 16x2 lines text LCD module. R12 is a current limit resistor for back-light. R13 is trimmer POT for contrast adjustment. The LCD module is interfaced to the 6502 bus directly. The command and data registers are located in I/O space having address from 9000H to 9003H.



Be advised that plugging or removing the LCD module must be done when the kit is powered off.

Text LCD module accepts ASCII codes for displaying the message on screen. Without settings the LCD by software, no characters will be displayed. The first line will be black line by adjusting the R18 for contrast adjustment.

Here is the example program that prints text 6502 Kit on the LCD screen.

```
0001
      0000
                      ; LCD test program for 6502 KIT
0002 0000
0000
0004 0000
0005 0000
                      BUSY
                                        .EQU 80H
0006 0000
0007 0000
                      ; below LCD's registers are mapped into memory space
0000 8000
0009 0000
                                       .EQU 9000H
                     command write
0010 0000
                     data write
                                       .EQU 9001H
0011 0000
                      command read
                                      .EQU 9002H
0012 0000
                      data read
                                       .EQU 9003H
0013 0000
0014 0000
0015 0000
                                       .cseg
0016 0000
0017 0200
                                  .org 200h
0018 0200
0019 0200 4C 5A 02
                                  jmp main
0020 0203
0021 0203
0022 0203
                      ; wait until LCD ready bit set
0023 0203
0024
      0203 48
                      LcdReady
                                  PHA
0025 0204 AD 02 90
                      ready
                                  LDA command read
0026 0207 29 80
                                  AND #BUSY
0027
0028
      0209 D0 F9
                                  BNE ready ; loop if busy flag = 1
      020B 68
                                  PLA
0029
0030
      020C 60
                                  RTS
      020D
0031 020D
0032 020D
0033 020D 20 03 02
0034 0210 8D 00 90
                      LCD_command_write
                                  JSR LcdReady
                                  STA command write
0035 0213 60
                                  RTS
0036 0214
0037 0214
0038 0214 20 03 02
                      LCD data write JSR LcdReady
0039 0217 8D 01 90
                                      STA data_write
0040 021A 60
                                      RTS
0041 021B
0042 021B
0043 021B 20 03 02 clr screen JSR LcdReady
0044 021E A9 01
                                  LDA #1
0045 0220 20 0D 02
                                  JSR LCD command write
0046 0223 60
                                  RTS
0047 0224
0048 0224 A9 38
                      InitLcd LDA #38H
0049 0226 20 0D 02
                                 JSR LCD command write
0050 0229 A9 0C
                                 LDA #0CH
0051 022B 20 0D 02
                                 JSR LCD command write
0052 022E 20 1B 02
                                 JSR clr screen
0053 0231 A2 00
                                 LDX #0
0054 0233 A0 00
                                  LDY #0
0055 0235 20 39 02
                                  JSR goto_xy
0056 0238 60
                                  RTS
0057 0239
0058 0239
0059 0239
                      ; goto xy(x,y)
0060 0239
                       ; entry: A = y position
0061 0239
                                                                         14
                              B = x position
```

```
0062
      0239
0063 0239 8A
0064 023A C9 00
0065 023C D0 08
                     goto_xy
                                  TXA
                                  CMP #0
                                  BNE case1
0066 023E 98
                                  TYA
0067 023F 18
0068 0240 69 80
0069 0242 20 0D 02
                                  CLC
                                  ADC #80H
                                 JSR LCD command write
0070 0245 60
                                  RTS
0071 0246
0072 0246 C9 01 case1
                                 CMP #1
0073 0248 D0 08
                                  BNE case2
0074 024A 98
                                  TYA
0075 024B 18
                                  CLC
0076 024C 69 C0
                                 ADC #0C0H
0077 024E 20 0D 02
                                  JSR LCD command write
0078 0251 60
                                  RTS
0079 0252
0080 0252 60
                    case2
                                 RTS
0081 0253
0082 0253
0083 0253
0084 0253
                      ; write ASCII code to LCD at current position
0085 0253
                       ; entry: A
0086 0253
0087 0253 20 03 02 putch 1cd JSR LcdReady
0088 0256 20 14 02
                                 JSR LCD data write
0089 0259 60
                                 RTS
0090 025A
0091 025A
0092 025A
0093 025A 20 24 02 main
                                 JSR InitLcd
0094 025D A9 36
                                 LDA #'6'
0095 025F 20 53 02
                                 JSR putch 1cd
0096 0262 A9 35
                                 LDA #'5'
     0264 20 53 02
0097
                                 JSR putch 1cd
0098 0267 A9 30
                                 LDA #'0'
     0269 20 53 02
0099
                                 JSR putch lcd
0100 026C A9 32
                                 LDA #'2'
0101
      026E 20 53 02
                                 JSR putch lcd
0102
      0271 A9 20
                                 LDA #''
                                 JSR putch 1cd
0103
      0273 20 53 02
0104
      0276 A9 4B
                                 LDA #'K'
                                 JSR putch_lcd
0105
      0278 20 53 02
     027B A9 69
0106
                                 LDA #'i'
                                 JSR putch 1cd
0107
      027D 20 53 02
0108
      0280 A9 74
                                 LDA #'t'
0109
     0282 20 53 02
                                 JSR putch_lcd
0110 0285
0111 0285 00
                                 brk
0112 0286
0113 0286
0114 0286
                                  .END
0115 0286
0116 0286
0117 0286
0118 0286
0119 0286
tasm: Number of errors = 0
```

LOGIC PROBE POWER SUPPLY

The kit provides test points TP4(+5V) and TP5(GND) for using the logic probe. Students may learn digital logic signals with logic probe easily. The important signals are RESET (TP2) and PHI2 clock (TP3). Tick signal, however indicated by D1 LED blinking. Logic probe can test it at P3.7 of the 89C2051 microcontroller directly. Red clip is for +5V and Black clip for GND.




WRITE YOUR OWN MONITOR PROGRAM


The monitor ROM is U1, 27C256. Source code of the monitor program is available for download. Students can learn and modify the source code by adding more function keys, utility subroutines. The monitor program can be tested in RAM and the move to ROM chip by using the EPROM programmer.


The procedure of modifying the monitor program is as follows.


- 1. Set the code segment to 1000h, so the hex file can be tested in RAM.
- 2. Use TASM with command, d:\6502\tasm -65 monitor.asm
- 3. The object file will be hex file, download to the kit and test run.
- 4. If it works fine then change code segment to 0c000h for ROM.
- 5. The physical address will occupy last block of 64kB space.
- 6. Our EPROM is 32kB, so we must move the hex code from 2nd block to the first block. Then program the EPROM.



HARDWARE SCHEMATIC and PARTS LIST







PARTS LIST

Semiconductors

U1 27C256, 32kB EPROM

U2 HM62256B, 32kB Static RAM

U3 AT89C2051, 20-pin DIP microcontroller

U4 GAL16V8D, programmable logic device

U5 65SC02 CMOS CPU

U6 74HC164, shift register

U7 74LS14, inverter

U8 LM2490-5.0, voltage regulator

U10,U9 LTC-4727JR, seven segment LED

U11,U12,U14 74HC573, data latch

U13 74HC541, tristate buffer

U15 MAX232A, RS232 level converter

D1,D5,D6,D7,D8,D9,D10, 3mm LED

D11,D12

D2 TVS5V SOD123 transient voltage suppressor SW4 user

D3 1N4007 rectifying diode

D4 3mm LED

D13 1N5236A

Q1 BC327 PNP transistor

Resistors (all resistors are 1/8W +/-5%)

R1 680

R2,R3,R5 1k

R8,R4 4.7k

R13,R6 10k

R11,R7 10k RESISTOR SIP 9

R9 330

R12,R10 10

Capacitors

C1 22uF electrolytic

C2,C13,C14,C15,C16,C17 10uF electrolytic

C3 10uF 16V electrolytic

C4 1000uF25V electrolytic

C5,C6,C7,C8,C9 0.1uF disc ceramic

C10,C11 0.1uF disc ceramic C12 10uF 10V electrolytic

C19,C18 100nF disc ceramic

Additional parts

JJP1 HEADER 20X2

JR1 CONN RECT 16 text LCD connector

J1 DC Input

J2 CON3 3-pin header

LS1 SPEAKER

SW1 ESP switch

SW2 IRQ

SW3 RESET

S1,S2,S3,S4,S5,S6,S7,S8,

S9,S10,S11,S12,S13,S14,Tact switch

S15,S16,S17,S18,S19,S20,

S21,S22,S23,S24,S25,S26,

S27,S28,S29,S30,S31,S32,

S33

TP1,TP2,TP3 TEST POINT

TP4 +5V

TP5 GND

VB1 SUB-D 9, Male (cross cable)

Y1-OSC-1M-MEC1 OSC14

PCB double side plate through hole

LED cover Clear RED color acrylic plastic

Keyboard sticker printable SVG file

MONITOR PROGRAM LISTINGS

```
0001
       0000
0002
      0000
                       ; Monitor program source code for 6502 Microprocessor Kit
                       ; Written by Wichit Sirichote, kswichit@kmitl.ac.th
0003
       0000
0004
      0000
                        ; Copyright (c) 2015
0005
       0000
                       ; Source code was assembled with tasm assembler ; Example of using tasm
      0000
0006
0007
      0000
0008
      0000
      0000
0009
                       ; d:\tasm\tasm -65 monitor.asm
0010
       0000
                        ; The object file will be Intel hex file ready for EPROM programmer
0011
      0000
0012
       0000
                       ; The physical location is the 2nd block of 64kB space.
0013
      0000
                       ; To program the 32kB EPROM, we must move it to the 1st block.
0014
      0000
0015
      0000
      0000
0016
0017
       0000
                        ; 26 DECEMBER 2014
0018
      0000
                        ; 27 DECEMBER 2014
                       ; -ADD OUT OF RANGE CHECK FOR RELATIVE BYTE CALCULATION
0019
      0000
0020
      0000
                           -ADD DOWNLOAD HEX FILE TO MONITOR SOURCE
0021
      0000
                        ; 29 DECEMBER 2014
                           -ADD START MESSAGE ON COLD BOOT
0022
      0000
                       ; 30 DECEMBER 2014
0023
      0000
0024
       0000
                           -TEST SINGLE STEP WITH 74LS164
                           - ADD REPEAT KEY
0025
      0000
0026
      0000
                       ; - LOWER REPEAT SPEED
0027
       0000
                           - REMOVE ACCUMALATOR DISPLAY ON BREAK
                        ;
                        ; 2 JANUARY 2015
      0000
0028
0029
      0000
                        ; - REMOVE BINARY DISPLAY IN REGISTER MODE
0030
      0000
                           - ADD REGISTER MODE DISPLAY FOR 10 BYTES ZERO PAGE, $00 TO $09
0031
       0000
                          3 JANUARY 2015
0032
      0000
                        ; - PROVIDE PROGRAM COUNTER SAVING FOR SINGLE STEP RUNNING
0033
      0000
                       ;
                          now user may change display address, data, to get back current ad
                           press PC key to restore it, then press step
0034
       0000
                       ;
0035
      0000
0036
      0000
                       ; 27 February 2015
       0000
                       ; lower brightness of the 7-segment
0037
0038
       0000
                        ; calibrate beep frequency to 523Hz
0039
      0000
                       ; 2 March 2015
0040
      0000
                       ; add hex file download using MOS hex format
                       ; now the board can accept both Intel and MOS hex file format. Tested
0041
       0000
      0000
                        ; no error, the GPIO1 will display OD (CR), if error it will show 01.
0042
0043
       0000
0044
      0000
                        ; 21 March fix cold boot message, make beep on cold boot
0045
      0000
0046
      0000
0047
      0000
0048
       0000
0049
      0000
                        ; address of the I/O ports
0050
      0000
                               .EQU 8000H
0051
      0000
                        GPI01
0052
      0000
                        PORT0
                                .EQU 8001H
0053
      0000
                        PORT1
                                .EQU 8002H
0054
      0000
                       PORT2
                                .EQU 8003H
0055
       0000
0056
      0000
                       DIGIT .EQU 8002H
0057
       0000
                        SEG7 .EQU 8003H
                                .EQU 8001H
0058
       0000
                        KIN
0059
      0000
0060
      0000
      0000
0061
       0000
0062
                        ; page zero register definition
       0000
0063
0064
      0000
                        ; LOCATION $00 TO $7F ARE 128 BYTES FOR USER PROGRAM TESTING
0065
       0000
      0000
0066
                         .DSEG
0067
      0080
                         .ORG 80H
0068
      0080
0069
       0080
                        ; zero page memory definitions for monitor use
                               .BLOCK 1
0070
      0080
                        REG E
0071
      0081
                        REG_D
                                .BLOCK 1
                                .BLOCK 1
0072
       0082
                        REG B
0073
       0083
                                .BLOCK 1
                        REG_C
0074
      0084
                                .BLOCK 2
                                                   ; 84H = L 85H = H
                                .BLOCK 2
0075
      0086
                        DE
0076
      0088
                        REG_A
                                .BLOCK 1
```

```
0077
       0089
                                                  ; ERROR FLAG FOR INTEL HEX FILE DOWNLOADING
0078
      0089
                        _ERROR .BLOCK 1
                        BCC .BLOCK 2
BUFFER .BLOCK 6
0079
      008A
                                                   ; BYTE CHECK SUM
                                                 ; 8BH - 90H PAGE ZERO DISPLAY BUFFER
0080
      0080
                        INVALID .BLOCK 1
                                                  ; INVALID KEY HAS BEEN PRESSED FLAG BIT
0081
       0092
0082
      0093
                                                  ; 0 VALID
0083
      0093
                               ; 1 INVALID
0084
      0093
                        STATE BT 7
0085
      0093
                        KEY
0086
      0094
      0095
0087
                        ZERO_FLAG .BLOCK 1
                                                   ; ZERO WHEN HEX KEY PRESSED FOR ADDRESS OR
0088
      0096
0089
      0096
                        DISPLAY .BLOCK 2
                                                ; display address
0090
      0098
0091
      0098
                        PC USER .BLOCK 2
                                               ; FOR SAVING CURRENT PC, ON RESET, IT SETS TO
0092
      009A
                        USER_A .BLOCK 1
                        USER_X .BLOCK 1
USER_Y .BLOCK 1
0093
       009B
0094
      0090
0095
      009D
                                                ; USER STACK POINTER
                        USER_S .BLOCK 1
                        USER_P .BLOCK 1
SAVE_SP .BLOCK 1
0096
      009E
                                                 ; PROGRAM STATUS REGISTER
0097
      009F
                                                 ; SAVE SYSTEM STACK
0098
      00A0
0099
      0 A 0 0
                        START_ADDRESS .BLOCK 2
                       DESTINATION .BLOCK 2
OFFSET_BYTE .BLOCK 2
0100
       00A2
                                                 ; FOR OFFSET BYTE CALCULATION
                                               ; OFFSET BYTE = DESTINATION - START_ADDRESS
      00A4
0101
0102
      00A6
                             .BLOCK 1
                                                ; COLD BOOT OR WARM BOOT
                        COLD
0103
      00A7
                       REPDELAY .BLOCK 1
0104
      00A7
0105
      00A8
                        SAVE_X .BLOCK 1
                                 .BLOCK 1
0106
      00A9
                        SAVE_Y
0107
       00AA
0108
                       DEBUG
                                .BLOCK 2
                                              ; FOR PROGRAM DEBUGGING
      00AA
0109
      00AC
0110
      00AC
0111
      00AC
0112
      00AC
                                  .CSEG
                                ORG 0C000H ; START ADDRESS FOR ROM; ORG 1000H ; START ADDRESS
      00AC
0113
0114
       C000
0115
                                                 ; START ADDRESS FOR CODE TESTING IN RAM
      C000
0116
      C000
0117
      C000 A9 BF
                                        LDA #$BF ; turn off break signal
      C002 8D 02 80
                         STA PORT1
0118
0119
      C005 A9 00
                          LDA #0
0120
      C007 8D 03 80
                          STA PORT2 ; turn of 7-segment
0121
       C00A
                        ; power up delay
0122
      C00A
0123
      C00A
      C00A A2 00
                         LDX #0
0124
0125
      COOC CA
                        POWER_UP_DELAY DEX
0126
       C00D D0 FD
                                BNE POWER_UP_DELAY
0127
      C00F
0128
       C00F
                                 ; jump to main code
0129
      COOF
      C00F 4C 72 C8
0130
                                JMP MAIN
0131
       C012
                        ;----- 2400 BIT/S SOFTWARE UART -----
0132
      C012
0133
       C012
                        ; one bit delay for 2400 bit/s UART
0134
      C012
                        BIT_DELAY LDY #76
                                             ; 1190 Hz TEST AT 1MHZ OSCILLATOR
0135
      C012 A0 4C
0136
      C014 88
                                DEY
                        LOOP
0137
      C015 D0 FD
                                  BNE LOOP
       C017 60
                         RTS
0138
0139
      C018
0140
      C018
                        ; 1.5 bit delay
0141
      C018
       C018 A0 72
                       BIT1_5_DELAY LDY #114
                                                  ; DELAY 1.5 BIT
0142
0143
       C01A 88
                        LOOP1 DEY
      C01B D0 FD
                                  BNE LOOP1
0144
0145
       C01D 60
                          RTS
0146
      CO1E
0147
      C01E
                        ; SEND ASCII LETTER TO TERMINAL
0148
      C01E
                        ; ENTRY: A
0149
      C01E
0150
      C01E 85 80
                       SEND_BYTE: STA REG_E ; SAVE ACCUMULATOR
0151
      C020
                                  LDA #3FH ; start bit is zero
0152
      C020 A9 3F
```

```
C022 8D 02 80 STA PORT1
0153
0154
      C025 20 12 C0
                                JSR BIT_DELAY ; delay one bit
0155
      C028
      C028 A9 08
                                LDA #8 ; 8-data bit wil be sent
0156
      C02A 85 81
                        STA REG_D
0157
0158
      C02C
                 CHK_BIT: LDA REG_E
0159
      C02C A5 80
      C02E 29 01
0160
                                AND #1
                        BEQ SEND_ZERO
0161
      C030 F0 08
0162
      C032
      C032 A9 BF
                         LDA #0BFH
0163
                        STA PORT1
0164
      C034 8D 02 80
0165
      C037
      C037 4C 42 C0
0166
                                JMP NEXT_BIT
0167
      C03A
0168
      C03A
0169
      C03A A9 3F
                      SEND_ZERO: LDA #3FH
                           STA PORT1
0170
      C03C 8D 02 80
                       STA P
JMP NEXT_BIT
      C03F 4C 42 C0
0171
0172
      C042
      C042 20 12 C0 NEXT_BIT: JSR BIT_DELAY
0173
0174
      C045
      C045 46 80
0175
                                LSR REG_E
0176
      C047 C6 81
                          DEC REG_D
      C049 D0 E1
0177
                                 BNE CHK_BIT
0178
      C04B
0179
      C04B A9 BF
                                 LDA #0BFH
      C04D 8D 02 80 STA PORT1
C050 20 12 C0 JSR BIT_DELAY
0180
0181
      C053 60
0182
                          RTS
0183
      C054
0184
      C054
0185
      C054
                      ; RECEIVE BYTE FROM 2400 BIT/S TERMINAL
0186
      C054
                      ; EXIT: A
0187
      C054
      C054 AD 01 80 CIN LDA PORTO
0188
      C057 29 80
0189
                             AND #80H
      C059 D0 F9
0190
                        BNE CIN
0191
      C05B
0192
      C05B 20 18 C0
                       JSR BIT1_5_DELAY
0193
      C05E
      C05E A9 07
                       LDA #7
0194
0195
      C060 85 81
                       STA REG_D
      C062 A9 00
                       LDA #0
0196
      C064 85 80
0197
                        STA REG_E
0198
      C066
0199
      C066
0200
      C066
      C066 AD 01 80 CHK_BIT_RX LDA PORTO
0201
0202
      C069 29 80
                                 AND #80H
0203
      C06B D0 09
                                 BNE BIT_IS_ONE
0204
      C06D
      C06D A5 80
0205
                                 LDA REG_E
0206
      C06F 29 7F
                        AND #7FH
      C071 85 80
                          STA REG_E
0207
      C073 4C 7F C0
0208
                         JMP NEXT BIT RX
0209
      C076
0210
      C076 A5 80
                     BIT_IS_ONE LDA REG_E
      C078 09 80
0211
                             ORA #80H
      C07A 85 80
0212
                          STA REG_E
      C07C 4C 7F C0
                                JMP NEXT_BIT_RX
0213
0214
      C07F
      CO7F 20 12 CO NEXT_BIT_RX JSR BIT_DELAY
0215
0216
      C082
0217
      C082 46 80
                                 LSR REG_E
0218
      C084
0219
      C084 C6 81
                                 DEC REG_D
0220
      C086 D0 DE
                          BNE CHK_BIT_RX
0221
      C088
      C088 20 12 C0
                          JSR BIT_DELAY ; CENTER OF STOP BIT
0222
0223
      C08B
0224
      C08B A5 80
                          LDA REG E
0225
      C08D
0226
      C08D 60
                          RTS
0227
      COSE
0228
      C08E
```

```
0229
       C08E
                       ; PRINT TEXT FROM STRING AREA
0230
      C08E
                       ; ENTRY: X POINTED TO OFFSET
0231
      C08E
      C08E BD 00 EF
                                LDA TEXT1,X
0232
                      PSTRING
                                 CMP #0
0233
       C091 C9 00
                       CMP #
BNE PRINT_IT
0234
      C093 D0 01
0235
       C095 60
                          RTS
0236
      C096
      C096 20 1E C0
                     PRINT_IT JSR SEND_BYTE
0237
0238
       C099 E8
                                  INX
                        INX
JMP PSTRING
      C09A 4C 8E C0
0239
0240
       C09D
                                 .EQU ODH
0241
      C09D
                        CR
0242
      C09D
                        _{
m LF}
                                 .EQU OAH
                                 .EOU 0
0243
      C09D
                       EOS
0244
      C09D
0245
      C09D
                        ;NEW LINE
                        ; PRINT CR, LF
0246
      C09D
0247
      C09D
0248
      C09D A9 0D
                       NEW_LINE
                                    LDA #0DH
                       JSR SEND_BYTE
      C09F 20 1E C0
0249
      COA2 A9 OA
0250
                             LDA #0AH
      C0A4 20 1E C0
                             JSR SEND_BYTE
0251
0252
       C0A7 60
                             RTS
0253
      COA8
0254
      COA8
0255
      COA8
                       ; WRITE NIBBLE TO TERMINAL
      C0A8 29 OF
                       OUT1X
0256
                                   AND #0FH
      C0AA 18
0257
                                     CLC
      COAB 69 30
                           ADC #30H
0258
0259
       COAD C9 3A
                                     CMP
                                         #3AH
      COAF 90 03
                             BCC OUT1X1
0260
0261
      C0B1 18
                             CLC
0262
      C0B2 69 07
                             ADC #7
      C0B4 20 1E C0 OUT1X1
                                    JSR SEND_BYTE
0263
       C0B7 60
0264
                             RTS
      C0B8
0265
0266
       C0B8
0267
      C0B8 48
                      OUT2X
                                    PHA
0268
      COB9
0269
      C0B9 4A
                            LSR A
0270
      COBA 4A
                                     LSR A
0271
       COBB 4A
                            LSR A
      COBC 4A
                             LSR A
0272
0273
       C0BD
0274
      C0BD
                          ; STA GPIO1
0275
      C0BD
      COBD 20 A8 CO
                             JSR OUT1X
0276
      C0C0 68
0277
                             PLA
0278
       C0C1 20 A8 C0
                            JSR OUT1X
0279
      C0C4 60
                             RTS
0280
       C0C5
0281
      C0C5
0282
      C0C5
                       ; INCREMENT HL
0283
       C0C5
                       ; INCREMENT 16-BIT POINTER FOR 16-BIT MEMORY ACCESS
0284
      C0C5
0285
       C0C5 18
                       INC_HL
                                    CLC
0286
      C0C6 A5 84
                                     LDA HL
                            ADC #1
      C0C8 69 01
0287
      COCA 85 84
0288
                            STA HL
0289
      C0CC A5 85
                            LDA HL+1
       COCE 69 00
                             ADC #0
0290
       C0D0 85 85
                             STA HL+1
0291
0292
       C0D2 60
                             RTS
0293
      C0D3
0294
       C0D3
0295
       C0D3
                       ; PRINT LINE OF MEMORY POINTED TO HL
0296
      COD3
0297
       COD3 20 9D CO
                       PRINT_LINE
                                     JSR NEW_LINE
       C0D6 A9 10
0298
                                     T.DA #16
0299
       C0D8 85 83
                                     STA REG_C
0300
      CODA
      C0DA
0301
0302
      CODA
0303
      CODA A5 85
                                     LDA HL+1
0304
      C0DC 20 B8 C0
                             JSR OUT2X
```

```
0305
       CODF A5 84
                             LDA HL
0306
       C0E1 20 B8 C0
                             JSR OUT2X
0307
       C0E4
                              LDA #':'
       C0E4 A9 3A
0308
0309
       C0E6 20 1E C0
                             JSR SEND_BYTE
0310
       COE9
                        PRINT_LINE2 LDY #0
0311
       C0E9 A0 00
0312
       C0EB B1 84
                                     LDA (HL),Y
0313
       C0ED
0314
       C0ED 20 B8 C0
                              JSR OUT2X
0315
       COF0
                              LDA #' '
0316
       C0F0 A9 20
0317
       C0F2 20 1E C0
                              JSR SEND_BYTE
0318
       C0F5
0319
       C0F5 20 C5 C0
                              JSR INC HL
0320
       C0F8
0321
       C0F8 C6 83
                              DEC REG_C
0322
       COFA
0323
       COFA DO ED
                              BNE PRINT_LINE2
0324
       COFC
       COFC 60
0325
                              RTS
0326
       COFD
                        ; CONVERT ASCII TO HEX
       COFD
0327
0328
       C0FD
                        ; ENTRY: A
0329
       COFD
0330
       C0FD 38
                        TO_HEX
                                  SEC
       C0FE E9 30
0331
                                    SBC #30H
       C100 C9 10
                           CMP #10H
0332
       C102 90 05
                           BCC ZERO_NINE
0333
      C104 29 DF
C106 38
C107 E9 07
                           AND #11011111B
0334
0335
                            SEC
0336
                            SBC #7
0337
       C109
                       ZERO_NINE RTS
0338
       C109 60
0339
       C10A
0340
       C10A
                       ; CONVERT TWO ASCII LETTERS TO SINGLE BYTE
0341
       C10A
                        ; EXIT: A
0342
       C10A
0343
       C10A 20 54 C0
                        GET_HEX
                                 JSR CIN
                        JSR TO_HEX
0344
       C10D 20 FD C0
0345
       C110 0A
                                    ASL A
       C111 0A
                            ASL A
0346
0347
       C112 0A
                            ASL A
                            ASL A
0348
       C113 0A
0349
       C114
0350
       C114 8D 00 80
                            STA GPIO1
0351
       C117
       C117 85 88
                            STA REG_A
0352
0353
       C119
0354
       C119 20 54 C0
                            JSR CIN
                            JSR TO_HEX
0355
       C11C 20 FD C0
0356
       C11F 18
                            CLC
       C120 65 88
                            ADC REG_A
0357
0358
       C122
0359
       C122 60
                            RTS
0360
       C123
0361
       C123
                        ; CONVERT TWO ASCII LETTERS TO SINGLE BYTE
0362
       C123
                        ; EXIT: A
0363
       C123
       C123 20 54 C0
0364
                       GET_HEX2
                                    JSR CIN
0365
       C126 48
                                   PHA
       C127 20 1E C0
                            JSR SEND_BYTE ; ECHO TO TERMINAL
0366
0367
       C12A 68
                            PT.A
0368
       C12B 20 FD C0
                            JSR TO_HEX
0369
       C12E 0A
                                    ASL A
       C12F 0A
                            ASL A
0370
0371
       C130 0A
                            ASL A
                            ASL A
0372
       C131 0A
0373
       C132
0374
       C132 8D 00 80
                            STA GPIO1
0375
       C135
0376
       C135 85 88
                            STA REG A
0377
       C137
0378
       C137 20 54 C0
                            JSR CIN
      C13A 48
0379
                            PHA
0380
       C13B 20 1E C0
                            JSR SEND_BYTE
```

```
C13E 68
                          PLA
0381
0382
      C13F 20 FD C0
                          JSR TO_HEX
0383
      C142 18
                          CLC
      C143 65 88
                          ADC REG_A
0384
0385
      C145
0386
      C145 60
                          RTS
0387
      C146
0388
      C146
                       ;-----
0389
      C146
                      SET_NEW_ADDRESS
0390
      C146
      C146 20 1E C0
0391
                                JSR SEND_BYTE
                       LDX #PROMPT&00FFH
0392
      C149 A2 1C
                       JSR PSTRING
JSR GET_HEX2
      C14B 20 8E C0
0393
0394
      C14E 20 23 C1
      C151 85 85
                        STA HL+1
0395
                       JSR GET_HEX2
      C153 20 23 C1
0396
      C156 85 84
0397
                         STA HL
0398
      C158 60
                        RTS
0399
      C159
      C159 18
                               CLC
0400
                      ADD_BCC
0401
      C15A 65 8A
                                 ADC BCC
      C15C 85 8A
                         STA BCC
0402
0403
      C15E 60
                        RTS
0404
      C15F
0405
      C15F
0406
      C15F
                      ; GET_RECORD READS INTEL HEX FILE AND SAVE TO MEMORY
0407
      C15F
      C15F A9 00
0408
                      GET_RECORD LDA #0
      C161 85 89
0409
                         STA _ERROR
0410
      C163
0411
      C163 20 54 C0
                      GET_RECORD1 JSR CIN
                       CMP #':'
0412
      C166 C9 3A
0413
      C168 F0 07
                          BEQ GET_RECORD2
0414
      C16A
                                           ; ';'
      C16A C9 3B
0415
                          CMP #$3B
      C16C D0 F5
                          BNE GET_RECORD1
0416
0417
      C16E
0418
      C16E 4C ED C1
                          JMP GET_MOS2
0419
      C171
0420
      C171
                      GET_RECORD2
0421
      C171
0422
      C171
0423
      C171 A9 00
                          LDA #0
      C173 85 8A
                          STA BCC
0424
0425
      C175
      C175 20 0A C1
0426
                          JSR GET HEX
0427
      C178 85 83
                          STA REG_C
                                        ; GET NUMBER OF BYTE
0428
      C17A
0429
      C17A 20 59 C1
                          JSR ADD_BCC
0430
      C17D
0431
      C17D 20 0A C1
                          JSR GET_HEX
0432
      C180 85 85
                            STA HL+1
0433
      C182
      C182 20 59 C1
0434
                          JSR ADD_BCC
0435
      C185
      C185 20 0A C1
0436
                          JSR GET_HEX
0437
      C188 85 84
                          STA HL
                                        ; GET LOAD ADDRESS
0438
      C18A
      C18A 20 59 C1
0439
                          JSR ADD_BCC
0440
      C18D
0441
      C18D 20 0A C1
                          JSR GET_HEX
0442
      C190
      C190 C9 00
                          CMP #0
0443
0444
      C192
0445
      C192 F0 14
                          BEQ DATA RECORD
0446
      C194
0447
      C194 20 54 C0
                       WAIT_CR
                               JSR CIN
                          CMP #0DH
      C197 C9 OD
0448
0449
      C199 D0 F9
                          BNE WAIT_CR
0450
      C19B
0451
      C19B 8D 00 80
                          STA GPIO1
0452
      C19E
      C19E A5 89
                          LDA _ERROR
0453
0454
      C1A0 C9 01
                          CMP #1
0455
      C1A2 D0 03
                          BNE NOERROR
0456
      C1A4
```

```
0457
      C1A4
                       ; SHOW ERROR ON LED
0458
      C1A4
                       ; JSR OUT_OFF_RANGE
0459
      C1A4
0460
      C1A4 8D 00 80
                          STA GPIO1
      C1A7
0461
0462
      C1A7
                       NOERROR
      C1A7 60
0463
                                 RTS
0464
      C1A8
0465
      C1A8
                       DATA_RECORD
0466
      C1A8
      C1A8 20 0A C1
                          JSR GET_HEX
0467
0468
      C1AB A0 00
                          LDY #0
0469
      C1AD 91 84
                          STA (HL), Y ; WRITE TO MEMORY
0470
      C1AF
0471
      C1AF 20 59 C1
                          JSR ADD BCC
0472
      C1B2
0473
      C1B2 8D 00 80
                          STA GPIO1
0474
      C1B5
0475
      C1B5 20 C5 C0
                          JSR INC_HL
0476
      C1B8
      C1B8 C6 83
0477
                          DEC REG_C
0478
      C1BA D0 EC
                          BNE DATA_RECORD ; UNTIL C=0
0479
      C1BC
0480
      C1BC A5 8A
                                 LDA BCC
      C1BE 49 FF
                          EOR #0FFH ; ONE'S COMPLEMENT
0481
0482
      C1C0 18
                          CLC
0483
      C1C1 69 01
                          ADC #1
                                      ; TWO'S COMPLEMENT
      C1C3 85 8A
0484
                          STA BCC
0485
      C1C5
0486
      C1C5
0487
      C1C5 20 0A C1
                          JSR GET_HEX ; GET BYTE CHECK SUM
0488
      C1C8
0489
      C1C8 C5 8A
                          CMP BCC ; COMPARE WITH BYTE CHECK SUM
0490
      C1CA F0 04
                          BEQ SKIP11
0491
      C1CC
      C1CC A9 01
0492
                          LDA #1
                          STA _ERROR ; ERROR FLAG =1
      C1CE 85 89
0493
0494
      C1D0
0495
      C1D0
0496
      C1D0
                      SKIP11
0497
      C1D0
      C1D0 4C 63 C1 JMP GET_RECORD1 ; NEXT LINE
0498
0499
      C1D3
0500
      C1D3
0501
      C1D3
0502
      C1D3
                       SEND_PROMPT
0503
      C1D3
      C1D3 20 9D C0
                                JSR NEW_LINE
0504
      C1D6 A5 85
0505
                                 LDA HL+1
0506
      C1D8 20 B8 C0
                          JSR OUT2X
0507
      C1DB A5 84
                          LDA HL
0508
      C1DD 20 B8 C0
                          JSR OUT2X
0509
      C1E0
0510
      C1E0
0511
      C1E0 A2 1C
                         LDX #PROMPT&00FFH
      C1E2 20 8E C0
0512
                                JSR PSTRING
0513
      C1E5 60
0514
      C1E6
0515
      C1E6
                       0516
      C1E6
                       ; get MOS record
0517
      C1E6
                       ; sample MOS record
0518
      C1E6
0519
                       ;18 0200 A9018500182600A5008D0080A200A00088D0FDCAD0F84C05 09B3
      C1E6
0520
      C1E6
                      ;01 0218 02 001D
0521
      C1E6
                       ;00
0522
      C1E6
0523
      C1E6
                      ; 18 is number of byte
      C1E6
0524
                      ; 0200 is load address
                       ; A9, 01, 85.. data byte
0525
      C1E6
                       ; 09B3 is 16-bit check sum
0526
      C1E6
0527
      C1E6
0528
      C1E6
0529
      C1E6
0530
      C1E6
                       GET_MOS1
      C1E6 20 54 C0
0531
                                  JSR CIN
                                           ; ';'
0532
      C1E9 C9 3B
                          CMP #$3B
```

```
BNE GET_MOS1
0533
      C1EB D0 F9
0534
      C1ED
0535
      C1ED
                       GET_MOS2
0536
      C1ED
0537
      C1ED A9 00
                          LDA #0
      C1EF 85 8A
0538
                          STA BCC
      C1F1 85 8B
                          STA BCC+1 ; MOS uses 16-bit checksum
0539
0540
      C1F3
0541
      C1F3
0542
      C1F3 20 0A C1
                          JSR GET_HEX
      C1F6 85 83
0543
                          STA REG_C
                                       ; GET NUMBER OF BYTE
0544
      C1F8
0545
      C1F8 C9 00
                          CMP #0
0546
      C1FA F0 16
                          BEQ END RECORD
0547
      C1FC
      C1FC 20 5A C2
0548
                          JSR ADD_BCC_MOS
0549
      C1FF
      C1FF 20 0A C1
0550
                          JSR GET_HEX
                          STA HL+1
0551
      C202 85 85
0552
      C204
0553
      C204 20 5A C2
                          JSR ADD_BCC_MOS
      C207
0554
0555
      C207 20 0A C1
                          JSR GET_HEX
0556
      C20A 85 84
                          STA HL
                                  ; GET LOAD ADDRESS
0557
      C20C
0558
      C20C 20 5A C2
                          JSR ADD_BCC_MOS
0559
      C20F
      C20F 4C 26 C2
0560
                          JMP DATA_RECORD2
0561
      C212
      C212 20 54 C0
                    END_RECORD JSR CIN
0562
0563
      C215 C9 OD
                       CMP #0DH
      C217 D0 F9
                          BNE END_RECORD
0564
0565
      C219
0566
      C219 8D 00 80
                         STA GPIO1
0567
      C21C
      C21C A5 89
0568
                         LDA _ERROR
                          CMP #1
0569
      C21E C9 01
      C220 D0 03
0570
                          BNE NOERROR2
0571
      C222
0572
      C222
                      ; SHOW ERROR ON LED
0573
      C222
      C222 8D 00 80 STA GPIO1
0574
0575
      C225
0576
      C225
0577
      C225
                       NOERROR 2
0578
      C225 60
                                 RTS
0579
      C226
                       DATA_RECORD2
0580
      C226
0581
      C226
0582
      C226 20 0A C1
                          JSR GET_HEX
0583
      C229 A0 00
                          LDY #0
0584
      C22B 91 84
                          STA (HL), Y ; WRITE TO MEMORY
0585
      C22D
      C22D 20 5A C2
0586
                          JSR ADD_BCC_MOS
0587
      C230
0588
      C230 8D 00 80
                          STA GPIO1
0589
      C233
0590
      C233 20 C5 C0
                          JSR INC_HL
0591
      C236
0592
      C236 C6 83
                         DEC REG_C
      C238 D0 EC
0593
                          BNE DATA_RECORD2 ; UNTIL C=0
0594
      C23A
0595
      C23A
                       ; now get 16-bit check sum
0596
      C23A
0597
      C23A 20 0A C1
                          JSR GET_HEX ; GET 16-bit CHECK SUM
      C23D 85 85
0598
                          STA HL+1
0599
      C23F
                        ; STA DEBUG+1
0600
      C23F
                          JSR GET_HEX
0601
      C23F 20 0A C1
                          STA HL ; check sum now stored in HL+1 and HL
      C242 85 84
0602
                               ; STA DEBUG
0603
      C244
0604
      C244
      C244 A5 8B
                          LDA BCC+1
0605
0606
      C246 C5 85
                          CMP HL+1
      C248 D0 09
                          BNE error_mos
0607
0608
      C24A A5 8A
                          LDA BCC
```

```
0609
      C24C C5 84
                          CMP HL
0610
      C24E D0 03
                          BNE error_mos
0611
      C250
      C250 4C 57 C2
0612
                          JMP SKIP12
      C253
0613
0614
      C253
                       error_mos
      C253 A9 01
0615
                          LDA #1
0616
      C255 85 89
                          STA _ERROR ; ERROR FLAG =1
0617
      C257
0618
      C257
0619
      C257
                       SKIP12
0620
      C257
      C257 4C E6 C1 JMP GET_MOS1 ; NEXT LINE
0621
0622
      C25A
0623
      C25A
0624
      C25A
                      ; add 16-bit check sum, stores in BCC+1 and BCC
0625
      C25A
      C25A
                      ADD_BCC_MOS
0626
0627
      C25A
      C25A 18
0628
                                CLC
                                ADC BCC
      C25B 65 8A
0629
                        STA BCC
      C25D 85 8A
0630
                        LDA #0
      C25F A9 00
0631
                        ADC BCC+1
STA BCC+1
0632
      C261 65 8B
      C263 85 8B
0633
0634
      C265 60
                        RTS
0635
      C266
0636
      C266
                      ;----- END UART CODE -------
0637
      C266
      C266
0638
0639
      C266
                       ; SCAN DISPLAY ONLY
      C266
0640
                       ; ENTRY: X POINTED TO NEXT MESSAGE BYTE
0641 C266
                           FIX_MESSAGE LOCATION
0642
      C266
0643
      C266
                      SCAN2:
      C266 86 83
0644
                      STX REG_C
      C268 A9 01
0645
                       LDA #1
      C26A 85 80
0646
                       STA REG_E
0647
      C26C
0648
      C26C A9 06
                       LDA #6
      C26E 85 84
                       STA HL
0649
      C270
0650
0651
      C270
                       ; to the active column.
      C270 A5 80
0652
                      KCOL2 LDA REG_E
0653
      C272
      C272 49 FF
0654
                              EOR #0FFH
                                                      ; COMPLEMENT IT
0655
      C274
      C274 29 BF AND #0BFH
C276 8D 02 80 STA DIGIT
      C274 29 BF
                       AND #0BFH
                                           ; BREAK MUST BE LOGIC '0' TO DISABLE
0656
0657
0658
      C279
      C279 BD E3 C8
C27C 8D 03 80
0659
                       LDA START_MSG,X
0660
                       STA SEG7
0661
      C27F
0662
      C27F A0 05
                       LDY #$5
      C281 88
                       DELAY5 DEY
0663
      C282 D0 FD
                       BNE DELAY5
0664
0665
      C284
      C284 A9 00
                                             ; TURN LED OFF
0666
                       LDA #0
      C286 8D 03 80
0667
                       STA SEG7
0668
      C289
      C289
0669
0670
      C289
0671
      C289
0672
      C289 E8
                       INX
0673
      C28A
      C28A A5 80
                       LDA REG_E
0674
0675
      C28C 0A
                       ASL A
      C28D 85 80
0676
                       STA REG_E
0677
      C28F
0678
      C28F C6 84
                       DEC HL
                       BNE KCOL2
0679
      C291 D0 DD
0680
      C293
                       LDX REG_C
      C293 A6 83
0681
0682
      C295
      C295 60
0683
                       RTS
0684
      C296
```

```
0685
      C296
0686
      C296
                       ; SCAN DISPLAY AND KEYBOARD
                       ; ENTRY: DISPLAY BUFFER IN PAGE 0
0687
      C296
                       ; EXIT: KEY = -1 NO KEY PRESSED
0688
      C296
      C296
                          KEY >=0 KEY POSITION
0689
                      ; REGSITERS USED: X,A,Y
0690
      C296
0691
      C296
0692
      C296
                       SCAN1:
0693
      C296
0694
      C296
0695
      C296 A2 00
                       LDX #0
0696
       C298
0697
      C298 A9 00
                        T.DA #0
0698
      C29A 85 83
                        STA REG_C
0699
      C29C
0700
      C29C A9 FF
                        LDA #-1
0701
       C29E 85 93
                        STA KEY
0702
      C2A0
0703
       C2A0 A9 01
                        LDA #1
0704
      C2A2 85 80
                        STA REG E
0705
       C2A4
       C2A4 A9 06
                        LDA #6
0706
      C2A6 85 84
                        STA HL
0707
0708
       C2A8
0709
      C2A8
                        ;to the active column.
0710
       C2A8 A5 80
                       KCOL LDA REG_E
0711
      C2AA
      C2AA 49 FF
                           EOR #0FFH
                                                  ; COMPLEMENT IT
0712
       C2AC 29 BF
                                               ; MUST BE LOW FOR BREAK
0713
                        AND #0BFH
0714
      C2AE
0715
       C2AE 8D 02 80
                        STA DIGIT
0716
       C2B1
0717
      C2B1 B5 8C
                       LDA BUFFER,X
      C2B3 8D 03 80
0718
                       STA SEG7
0719
       C2B6
0720
       C2B6 A0 30
                        LDY #$30
                       DELAY3 DEY
0721
      C2B8 88
0722
       C2B9 D0 FD
                        BNE DELAY3
0723
      C2BB
       C2BB A9 00
0724
                       LDA #0
                                               ; TURN LED OFF
       C2BD 8D 03 80
                       STA SEG7
0725
0726
       C2C0
0727
       C2C0 A0 32
                        LDY #50
       C2C2 88
                       DELAY10 DEY
0728
       C2C3 D0 FD
0729
                        BNE DELAY10
0730
      C2C5
0731
      C2C5
       C2C5 A9 06
                        LDA #6
0732
      C2C7 85 82
0733
                        STA REG_B
0734
       C2C9
0735
      C2C9 AD 01 80
                       LDA KIN
0736
       C2CC
      C2CC 85 81
0737
                        STA REG_D
      C2CE
0738
       C2CE
0739
      C2CE 46 81
                       KROW LSR REG_D ;Rotate D 1 bit right, bit 0
0740
0741
       C2D0
                            of D will be rotated into
0742
      C2D0 B0 04
                        BCS NOKEY ; carry flag.
0743
       C2D2
      C2D2 A5 83
0744
                        LDA REG_C
                        STA KEY
0745
      C2D4 85 93
0746
       C2D6
0747
       C2D6 E6 83
                      NOKEYINC REG_C ; Increase current key-code by 1.
0748
       C2D8
0749
       C2D8 C6 82
                        DEC REG_B
                        BNE KROW
       C2DA D0 F2
0750
0751
       C2DC
0752
       C2DC E8
                        TNX
0753
       C2DD
       C2DD A5 80
                        LDA REG_E
0754
0755
       C2DF 0A
                        ASL A
0756
       C2E0 85 80
                        STA REG E
0757
       C2E2
      C2E2
0758
                        DEC HL
BNE KCOL
      C2E2 C6 84
0759
0760
      C2E4 D0 C2
```

```
0761
      C2E6 60
                       RTS
0762
      C2E7
0763
      C2E7
                       DEBOUNCE LDY #200
0764
      C2E7 A0 C8
      C2E9 88
                       DELAY4 DEY
0765
                       BNE DELAY4
0766
      C2EA D0 FD
0767
      C2EC 60
                        RTS
0768
      C2ED
0769
      C2ED
                       ;-----
0770
      C2ED
0771
      C2ED 20 96 C2
                       SCANKEY JSR SCAN1
      C2F0 A5 93
0772
                       LDA KEY
0773
      C2F2 C9 FF
                       CMP #-1
0774
      C2F4 F0 16
                       BEQ KEY_RELEASED
0775
      C2F6
                       LDA PORTO
0776
      C2F6 AD 01 80
0777
      C2F9 29 40
                       AND #40H
0778
      C2FB D0 F0
                       BNE SCANKEY
0779
      C2FD
0780
                       ; IF REPEAT KEY WAS PRESSED, SLOW DOWN IT
      C2FD
      C2FD A9 20
0781
                                 LDA #20H
      C2FF 85 A7
0782
                                 STA REPDELAY
0783
      C301
0784
      C301 20 96 C2
                       DISPLAY4 JSR SCAN1
      C304 C6 A7
                        DEC REPDELAY
0785
0786
      C306 D0 F9
                        BNE DISPLAY4
0787
      C308
0788
      C308
                                 LDX #0 ; THEN REPEAT KEY PRESS STX INVALID ; RESET INVALID FLAG
0789
      C308 A2 00
0790
      C30A 86 92
0791
      C30C
                       KEY RELEASED
0792
      C30C
0793
      C30C 20 E7 C2
                      JSR DEBOUNCE
0794
      C30F
                       UNTIL_PRESS
0795
      C30F
0796
      C30F
      C30F 20 96 C2
0797
                       JSR SCAN1
0798
      C312 A5 93
                              LDA KEY
0799
      C314 C9 FF
0800
      C316 F0 F7
                       BEQ UNTIL_PRESS
0801
      C318
      C318 20 E7 C2
                       JSR DEBOUNCE
0802
0803
      C31B
      C31B 20 96 C2
0804
                       JSR SCAN1
0805
      C31E
0806
      C31E A5 93
                       LDA KEY
0807
      C320 AA
                       TAX
0808
      C321 BD FF C8
                       LDA KEYTAB,X ; OPEN TABLE
0809
      C324
0810
      C324
                       ;STA GPIO1
                                      ; TEST NOW A IS INTERNAL CODE
0811
      C324 60
                       RTS
0812
      C325
0813
      C325
0814
      C325
                       ; CONVERT LOW NIBBLE IN ACCUMULATOR TO 7-SEGMENT PATTERN
0815
      C325
                       ; ENTRY: A
                       ; EXIT: A
0816
      C325
0817
      C325
0818
      C325
                       NIBBLE_7SEG
                                  TAX
0819
      C325 AA
0820
      C326 BD EF C8
                                  LDA SEGTAB,X
                           RTS
0821
      C329 60
      C32A
0822
0823
      C32A
0824
      C32A
                       ; CONVERT BYTE TO 7-SEGMENT PATTERN
0825
      C32A
                       ; ENTRY: A
                       ; EXIT: DE
0826
      C32A
0827
      C32A
      C32A 48
                                  PHA
0828
                      BYTE_7SEG
0829
      C32B 29 0F
                                   AND #0FH
      C32D 20 25 C3
                                   JSR NIBBLE_7SEG
0830
                           STA DE
0831
      C330 85 86
0832
      C332 68
                           PLA
      C333 4A
                                   LSR A
0833
0834
      C334 4A
                           LSR A
0835
      C335 4A
                           LSR A
0836
      C336 4A
                           LSR A
```

```
0837
       C337 20 25 C3
                            JSR NIBBLE_7SEG
0838
      C33A 85 87
                            STA DE+1
0839
       C33C 60
                            RTS
0840
      C33D
      C33D
                        ; CONVERT BYTE TO 7-SEGMENT PATTERN AND SAVE TO DISPLAY BUFFER DATA FI
0841
0842
      C33D
                        ; ENTRY: A
0843
      C33D
                       DATA_DISPLAY PHA ; SAVE ACCUMULATOR
0844
      C33D 48
0845
      C33E 20 2A C3
                                     JSR BYTE_7SEG
0846
      C341 A5 86
                             LDA DE
      C343 85 8C
0847
                             STA BUFFER
0848
       C345 A5 87
                             LDA DE+1
0849
      C347 85 8D
                             STA BUFFER+1
0850
       C349 68
                                     PLA
0851
      C34A 60
                             RTS
0852
      C34B
0853
       C34B
                        ; CONVERT 16-BIT ADDRESS IN HL AND SAVE IT TO ADDRESS FILED DISPLAY BU
                        ; ENTRY: HL
0854
      C34B
0855
      C34B
0856
                       ADDRESS_DISPLAY
      C34B
0857
      C34B
      C34B A5 84
0858
                                    T.DA HT.
      C34D 20 2A C3
0859
                            JSR BYTE_7SEG
0860
       C350 A5 86
                            LDA DE
      C352 85 8E
                            STA BUFFER+2
0861
0862
      C354 A5 87
                           LDA DE+1
0863
      C356 85 8F
                            STA BUFFER+3
      C358 A5 85
0864
                            LDA HL+1
0865
      C35A 20 2A C3
                           JSR BYTE_7SEG
      C35D A5 86
0866
                            LDA DE
0867
       C35F 85 90
                            STA BUFFER+4
       C361 A5 87
0868
                            LDA DE+1
0869
      C363 85 91
                            STA BUFFER+5
0870
      C365 60
                            RTS
0871
      C366
0872
                        ;***********************************
       C366
0873
       C366
0874
       C366
                        ; EXECUTE FUNCTIONS OR HEX KEY ENTERED
0875
      C366
                        ; CHECK HEX KEY OR FUNCTIONS KEY
0876
      C366
                        ; ENTRY: A
0877
      C366
      C366 C9 10
                                 CMP #10H
0878
                       KEYEXE
0879
       C368 B0 41
                          BCS FUNCTION_KEY
0880
      C36A
0881
       C36A
0882
      C36A
                       ; HHHHHHHHHHHHH KEY HEX ENTERED HHHHHHHHHHHHHHHHHHHHHHHHHHHHHH
0883
      C36A
       C36A 85 83
0884
                                   STA REG_C
                                               ; SAVE HEX KEY
0885
      C36C A5 94
                           LDA STATE
0886
       C36E
0887
      C36E C9 01
                           CMP #1
0888
       C370 D0 05
                           BNE CHK_STATE2
0889
       C372
0890
      C372 A5 83
                           LDA REG C
                           JMP HEX_ADDR
       C374 4C 1C C5
0891
       C377
0892
0893
       C377 C9 02
                        CHK_STATE2 CMP #2
0894
       C379 D0 03
                                   BNE CHK_STATE3
       C37B 4C 4A C5
0895
                           JMP HEX_DATA
0896
      C37E
0897
       C37E C9 03
                        CHK_STATE3 CMP #3
       C380 D0 03
                                   BNE CHK_STATE5
0898
                           JMP HEX_REG
       C382 4C 23 C7
0899
0900
       C385
0901
       C385 C9 05
                        CHK_STATE5 CMP #5
       C387 D0 03
                                   BNE CHK_STATE6
0902
0903
       C389 4C 04 C5
                           JMP HEX_REL
0904
       C38C
                        CHK_STATE6 CMP #6
0905
       C38C C9 06
                                  BNE CHK_STATE7
       C38E D0 03
0906
       C390 4C 10 C5
0907
                           JMP HEX_REL6
0908
       C393
      C393 C9 07
                        CHK_STATE7 CMP #7
0909
0910
      C395 D0 03
                                   BNE CHK_STATE8
      C397 4C EC C4
0911
                                   JMP HEX_SEND_FILE
0912
       C39A
```

```
CHK_STATE8 CMP #8
0913
      C39A C9 08
0914
      C39C D0 03
                                 BNE CHK_STATE9
0915
      C39E 4C F8 C4
                          JMP HEX_SEND_FILE2
0916
      C3A1
0917
      C3A1 A5 83
                     CHK_STATE9 lda REG_C
      C3A3 8D 00 80
0918
                                  sta GPI01
      C3A6 A9 01
0919
                                  LDA #1
                                               ; INVALID KEY PRESSED
0920
      C3A8 85 92
                          STA INVALID
0921
      C3AA
0922
      C3AA
0923
      C3AA
0924
      C3AA
0925
      C3AA
0926
      C3AA
                     ; HEX KEY WAS PRESSED
0927
      C3AA
0928
      C3AA
0929
      C3AA 60
                         RTS
0930
      C3AB
0931
      C3AB
                     0932
      C3AB
0933
      C3AB
                     FUNCTION_KEY
0934
      C3AB
      C3AB C9 19
                               CMP #19H ; KEY ADDR
0935
                       BNE CHK_FUNC1
JMP KEY_ADDR
0936
      C3AD D0 03
      C3AF 4C 79 C4
0937
0938
      C3B2
                     CHK_FUNC1 CMP #14H ; KEY DATA
0939
      C3B2 C9 14
                               BNE CHK_FUNC2
      C3B4 D0 03
0940
                      BNE C
JMP KEY_DATA
      C3B6 4C A9 C4
0941
0942
      C3B9
0943
      C3B9 C9 10
                      CHK_FUNC2 CMP #10H ; KEY +
      C3BB D0 03
                               BNE CHK_FUNC3
0944
0945
      C3BD 4C 6A C5
                         JMP KEY_INC
0946
      C3C0
      C3C0 C9 11
                   CHK_FUNC3 CMP #11H ; KEY -
0947
      C3C2 D0 03
                               BNE CHK_FUNC4
0948
                       JMP KEY_DEC
0949
      C3C4 4C C5 C5
0950
      C3C7
                      CHK_FUNC4 CMP #18H
0951
      C3C7 C9 18
      C3C9 D0 03
0952
                                BNE CHK_FUNC5
      C3CB 4C DE C5
0953
                         JMP KEY_PC
0954
      C3CE
      C3CE C9 1B
0955
                      CHK_FUNC5 CMP #1BH
0956
      C3D0 D0 03
                                 BNE CHK_FUNC6
      C3D2 4C F2 C5
0957
                         JMP KEY_REG
0958
      C3D5
0959
      C3D5 C9 12
                     CHK_FUNC6 CMP #12H
      C3D7 D0 03
                                 BNE CHK_FUNC7
0960
      C3D9 4C 43 C6
                         JMP KEY_GO
0961
0962
      C3DC
0963
      C3DC C9 1D
                      CHK_FUNC7 CMP #1DH
0964
      C3DE D0 03
                                 BNE CHK_FUNC8
      C3E0 4C 65 C4
                         JMP KEY_REL
0965
      C3E3
0966
      C3E3 C9 1F
                      CHK_FUNC8 CMP #1FH
0967
      C3E5 D0 03
                                 BNE CHK_FUNC9
0968
                       JMP KEY_DOWNLOAD_HEX
0969
      C3E7 4C 36 C4
0970
      C3EA
      C3EA C9 13
                      CHK_FUNC9 CMP #13H
0971
0972
      C3EC D0 03
                               BNE CHK_FUNC10
                      BNE (
JMP KEY_STEP
0973
      C3EE 4C 67 C6
0974
      C3F1
0975
      C3F1
      C3F1 C9 16
0976
                     CHK_FUNC10 CMP #16H
0977
      C3F3 D0 03
                                BNE CHK_FUNC11
      C3F5 4C 03 C4
0978
                        JMP KEY_INS
0979
      C3F8
                      CHK_FUNC11 CMP #17H
0980
      C3F8 C9 17
0981
      C3FA D0 04
                                 BNE CHK_FUNC12
                          JMP KEY_DEL
      C3FC 4C 02 C4
0982
0983
      C3FF 60
                         RTS
0984
      C400
                      CHK_FUNC12
0985
      C400
0986
      C400
0987
     C400 60
                                RTS
0988
      C401
```

```
0989
      C401
0990
     C401
                     NO_RESPONSE
0991
      C401 60
                        RTS
0992
      C402
0993
      C402
                    KEY_DEL RTS
0994
      C402 60
0995
      C403
0996
     C403
                    ;-----
0997
     C403
                    ; insert byte to current display+1
0998
      C403
                     ; shift down 1kB, 256 bytes.
0999
     C403
1000 C403 A5 94
                    KEY_INS LDA STATE
                              CMP #1
     C405 C9 01
1001
     C407 F0 08
1002
                              BEQ KEY_INS1
                     CMP #2
BEQ KEY_INS1
     C409 C9 02
1003
     C40B F0 04
1004
1005
      C40D
     C40D 20 01 C4
                      JSR NO_RESPONSE
1006
1007
     C410 60
                      RTS
1008
     C411
      C411 A5 96 KEY_INS1 LDA DISPLAY
1009
     C413 85 86
1010
                              STA DE
                     STA DE
LDA DISPLAY+1
1011
     C415 A5 97
1012
      C417 85 87
                      STA DE+1
     C419
1013
1014
     C419 18
                      CLC
     C41A A5 87
1015
                              LDA DE+1
                    ADC #40 ; DE=DE+$400
STA DE+1
     C41C 69 28
1016
     C41E 85 87
1017
1018
     C420
1019
      C420
1020
     C420
1021 C420
1022
     C420 60
                      RTS
1023
     C421
1024
     C421
1025
     C421
1026
      C421
1027
     C421
1028
     C421
1029
     C421
1030
     C421
                     ·-----
1031
     C421
                    KEY_SEND_HEX
     C421 A9 07
                                T.DA #7
1032
1033
      C423 85 94
                         STA STATE ; STATE = 7 FOR SENDING HEX FILE
1034
     C425
1035
     C425 A9 00
                                LDA #0
                       STA ZERO_FLAG
JSR STILL_ADDRESS
LDA #0AEH
      C427 85 95
1036
      C429 20 81 C4
1037
1038
     C42C A9 AE
                         STA BUFFER
1039
     C42E 85 8C
1040
     C430 A9 02
                          LDA #2
     C432 85 8D
1041
                         STA BUFFER+1
1042
     C434 60
                         RTS
      C435
1043
     C435 60
1044
                          RTS
1045
     C436
1046
     C436
1047
     C436
1048
     C436
                    KEY_DOWNLOAD_HEX
1049
     C436
                           LDA #0B3H ; PRINT LOAD
     C436 A9 B3
1050
     C438 85 91
                          STA BUFFER+5
1051
1052
     C43A A9 85
                          LDA #85H
1053
     C43C 85 91
                           STA BUFFER+5
                          LDA #0A3H
      C43E A9 A3
1054
1055
      C440 85 90
                          STA BUFFER+4
1056
      C442 A9 3F
                          LDA #3FH
1057
      C444 85 8F
                           STA BUFFER+3
      C446 A9 B3
                          LDA #0B3H
1058
1059
      C448 85 8E
                          STA BUFFER+2
1060
      C44A A9 00
                           LDA #0
     C44C 85 8D
                           STA BUFFER+1
1061
1062 C44E 85 8C
                          STA BUFFER
    C450
1063
1064
     C450
                          ; JSR NEW_LINE
```

```
1065
      C450
                           ; JSR NEW LINE
1066
     C450
                          ; JSR NEW_LINE
      C450 A9 0A
1067
                              LDA #10
     C452 85 94
                           STA STATE
1068
     C454 60
1070
      C455
     C455 A9 55 GO_STATE10 LDA #55H
C457 8D 00 80 STA GPI01
1071
1072
1073
     C45A
1074
      C45A
                            JSR GET_RECORD ; GET INTEL HEX FILE
1075
      C45A 20 5F C1
1076
     C45D
                            LDA #2
     C45D A9 02
1077
     C45F 85 94
1078
                            STA STATE
     C461 20 B1 C4
1079
                            JSR STILL DATA
1080 C464
      C464 60
1081
                            RTS
     C465
1082
1083
     C465
1084
      C465
     C465 A9 05
C467 85 94
                      KEY_REL LDA #5
1085
                      STA STATE ; STATE = 5 FOR RELATIVE BYTE CALCULATION
1086
     C469
1087
1088
      C469 A9 00
                                   LDA #0
1089 C46B 85 95
1090 C46D 20 81 C4
                         STA ZERO_FLAG
JSR STILL_ADDRESS
     C470 A9 AE
C472 85 8C
                          LDA #0AEH
STA BUFFER
1091
1092
     C474 A9 02
                          LDA #2
1093
     C476 85 8D
                          STA BUFFER+1
1094
1095
      C478 60
                           RTS
1096
      C479
1097
     C479
1098
     C479
                     KEY_ADDR LDA #1
STA STATE ; STATE =1 FOR ADDRESS MODE
     C479 A9 01
1099
1100 C47B 85 94
1101
     C47D
      C47D A9 00
1102
                          LDA #0
     C47F 85 95
1103
                          STA ZERO_FLAG
1104
     C481
                     STILL_ADDRESS
1105
      C481
     C481 20 D9 C4
                       JSR READ_MEMORY
1106
1107
     C484
                          LDA BUFFER+5
     C484 A5 91
1108
     C486 09 40
1109
                           ORA #40H
1110 C488 85 91
                          STA BUFFER+5
1111 C48A
                         LDA BUFFER+4
ORA #40H
      C48A A5 90
1112
     C48C 09 40
1113
1114
     C48E 85 90
                          STA BUFFER+4
     C490
1115
                         LDA BUFFER+3
ORA #40H
1116
     C490 A5 8F
     C492 09 40
1117
1118
     C494 85 8F
                          STA BUFFER+3
1119
      C496
                      ORA #40H
STA BUFFER+2
     C496 A5 8E
1120
                                  LDA BUFFER+2
1121 C498 09 40
1122
     C49A 85 8E
1123
     C49C
1124
     C49C A5 8D
                     LD.
AND #~40H
                                  LDA BUFFER+1
1125
     C49E 29 BF
      C4A0 85 8D
                           STA BUFFER+1
1126
1127
      C4A2
                       LDA BUFFER
AND #~4011
1128 C4A2 A5 8C
1129
      C4A4 29 BF
      C4A6 85 8C
                           STA BUFFER
1130
1131
     C4A8
      C4A8 60
1132
                                  RTS
1133
      C4A9
      C4A9 A9 02
                     KEY_DATA LDA #2
1134
                                  STA STATE ; STATE =2 FOR DATA MODE
1135
      C4AB 85 94
1136
      C4AD
      C4AD A9 00
                            LDA #0
1137
1138 C4AF 85 95
                          STA ZERO_FLAG
     C4B1
C4B1 20 D9 C4 STILL_DATA JSR READ_MEMORY
1139
1140
```

```
C4B4
1141
                       LDA BUFFER+5
AND #~40H
1142
     C4B4 A5 91
1143
      C4B6 29 BF
      C4B8 85 91
                           STA BUFFER+5
1144
1145
      C4BA
                          LDA BUFFER+4
1146
      C4BA A5 90
1147
      C4BC 29 BF
                           AND #~40H
1148
     C4BE 85 90
                          STA BUFFER+4
1149
     C4C0
1150
      C4C0 A5 8F
                          LDA BUFFER+3
AND #~40H
      C4C2 29 BF
1151
1152
      C4C4 85 8F
                          STA BUFFER+3
1153
      C4C6
1154
      C4C6 A5 8E
                                  LDA BUFFER+2
                        AND #~40H
STA BUFFER+2
      C4C8 29 BF
1155
     C4CA 85 8E
1156
1157
      C4CC
      C4CC A5 8D
1158
                                  LDA BUFFER+1
                         ORA #40H
1159
     C4CE 09 40
      C4D0 85 8D
                          STA BUFFER+1
1160
1161
      C4D2
      C4D2 A5 8C
                          LDA BUFFER
1162
     C4D4 09 40
1163
                          ORA #40H
1164
      C4D6 85 8C
                           STA BUFFER
1165
      C4D8
1166
     C4D8 60
                                  RTS
1167
      C4D9
1168
      C4D9
1169
     C4D9
                     ; READ MEMORY
1170
     C4D9
1171
                     READ_MEMORY
      C4D9
1172
     C4D9
1173 C4D9 A5 96
                             LDA DISPLAY
     C4DB 85 84
1174
                      STA HL
      C4DD A5 97
1175
                      LDA DISPLAY+1
     C4DF 85 85
1176
                      STA HL+1
     C4E1 20 4B C3 JSR ADDRESS_DISPLAY
1177
      C4E4 A0 00
1178
                        LDY #0
1179
      C4E6 B1 84
                      LDA (HL),Y
1180
      C4E8
1181
      C4E8
                      ;STA GPIO1
1182
      C4E8
1183
      C4E8 20 3D C3 JSR DATA_DISPLAY
1184
      C4EB 60
                      RTS
1185
      C4EC
1186
     C4EC
1187
     C4EC 20 1C C5 HEX_SEND_FILE JSR HEX_ADDR
      C4EF A9 AE
1188
                                   LDA #0AEH
      C4F1 85 8C
                            STA BUFFER
1189
1190
      C4F3 A9 02
                           LDA #2
1191
      C4F5 85 8D
                            STA BUFFER+1
      C4F7 60
1192
                            RTS
1193
      C4F8
1194
      C4F8 20 1C C5 HEX_SEND_FILE2 JSR HEX_ADDR
                                   LDA #08FH
      C4FB A9 8F
1195
                            STA BUFFER
      C4FD 85 8C
1196
                           LDA #2
1197
      C4FF A9 02
      C501 85 8D
1198
                            STA BUFFER+1
      C503 60
1199
                            RTS
1200
      C504
1201
      C504
                      ;-----
1202
      C504
      C504 20 1C C5 HEX_REL JSR HEX_ADDR
C507 A9 AE LDA #0AEH
1203
1204
     C507 A9 AE
                          STA BUFFER
1205
      C509 85 8C
      C50B A9 02
1206
                          LDA #2
1207
      C50D 85 8D
                          STA BUFFER+1
1208
      C50F 60
                          RTS
1209
      C510
1210
      C510
1211
      C510
      C510 20 1C C5 HEX_REL6 JSR HEX_ADDR C513 A9 B3 LDA #0B3H
1212
      C513 A9 B3
1213
1214 C515 85 8C
                          STA BUFFER
     C517 A9 02
                          LDA #2
1215
1216
      C519 85 8D
                          STA BUFFER+1
```

```
C51B 60
                         RTS
1217
1218 C51C
1219
      C51C
                      ;----- HEX KEY FOR ADDRESS ------
1220
     C51C
     C51C
1221
                     HEX_ADDR LDA ZERO_FLAG
CMP #0
BNE SHIFT_ADDRESS
1222
     C51C A5 95
      C51E C9 00
1223
1224
     C520 D0 0A
1225
     C522
1226
      C522 A9 01
                           LDA #1
                           STA ZERO_FLAG
      C524 85 95
1227
                            LDA #0
1228
     C526 A9 00
      C528 85 96
                           STA DISPLAY
1229
1230
      C52A 85 97
                           STA DISPLAY+1
1231
      C52C
      C52C 18 SHIFT_ADDRESS CLC C52D 26 96
1232 C52C 18
1233
                                 ROL DISPLAY
                       ROL DI
ROL DISPLAY+1
     C52F 26 97
1234
1235
      C531
      C531 18
1236
                                  CLC
      C532 26 96
1237
                                  ROL DISPLAY
                        ROL DISPLAY+1
     C534 26 97
1238
1239
     C536
1240
      C536 18
                           CLC
     C537 26 96
                                  ROL DISPLAY
1241
1242
     C539 26 97
                          ROL DISPLAY+1
1243
      C53B
      C53B 18
                         CLC
1244
     C53C 26 96
                                 ROL DISPLAY
1245
                         ROL DISPLAY+1
     C53E 26 97
1246
1247
      C540
1248 C540 A5 96
                          LDA DISPLAY
1249 C542 05 83
                         ORA REG_C
1250
      C544 85 96
                          STA DISPLAY
1251
      C546
      C546
1252
                                 ; JSR READ_MEMORY
     C546
1253
      C546 20 81 C4
1254
                          JSR STILL_ADDRESS
1255
      C549
     C549 60
1256
                          RTS
1257
      C54A
                      ;----- HEX KEY FOR DATA MODE -----
1258
      C54A
1259
      C54A
     C54A A5 95
                     HEX_DATA LDA ZEF
CMP #0
BNE SHIFT_DATA
1260
                                 LDA ZERO_FLAG
      C54C C9 00
1261
     C54E D0 0A
1262
1263
      C550
      C550 A9 01
                          LDA #1
1264
      C552 85 95
1265
                          STA ZERO_FLAG
1266
      C554
                          LDA #0
1267
      C554 A9 00
                           LDY #0
1268
      C556 A0 00
      C558 91 96
1269
                           STA (DISPLAY),Y
1270
      C55A
      C55A A0 00
                 SHIFT_DATA LDY #0
1271
     C55C B1 96
1272
                                  LDA (DISPLAY),Y
1273
     C55E 0A
                          ASL A
      C55F 0A
1274
                           ASL A
      C560 0A
1275
                           ASL A
1276
      C561 0A
                           ASL A
      C562 05 83
                          ORA REG_C
1277
      C564 91 96
                           STA (DISPLAY),Y
1278
1279
      C566
                         ; JSR READ_MEMORY
1280
     C566
                          JSR STILL_DATA
1281
      C566 20 B1 C4
      C569 60
1282
                           RTS
1283
      C56A
                      ; INCREMENT CURRENT ADDRESS BY ONE
1284
      C56A
1285
      C56A
1286
      C56A
      C56A A5 94 KEY_INC LDA STATE
1287
1288
      C56C C9 05
                     BEQ REL_KEY_PRESSED
                                 CMP #5
      C56E F0 1D
1289
1290 C570
    C570 C9 07
C572 F0 35
                          CMP #7
1291
1292
                          BEQ SEND_INC1
```

```
1293
      C574
1294
      C574 A9 02
                                   LDA #2
                                    STA STATE
1295
      C576 85 94
                                                ; STATE =2 FOR DATA MODE
1296
      C578
1297
      C578 A9 00
                           LDA #0
                           STA ZERO_FLAG
1298
      C57A 85 95
1299
      C57C
1300
      C57C
1301
      C57C 18
                                     CLC
1302
      C57D A5 96
                                    LDA DISPLAY
      C57F 69 01
                            ADC #1
1303
1304
      C581 85 96
                            STA DISPLAY
1305
      C583 A5 97
                            LDA DISPLAY+1
      C585 69 00
1306
                             ADC #0
      C587 85 97
1307
                            STA DISPLAY+1
      C589
1308
                                  ; JSR READ_MEMORY
      C589 20 B1 C4
1309
                             JSR STILL_DATA
      C58C 60
1310
                             RTS
1311
      C58D
1312
      C58D
                      REL_KEY_PRESSED
1313
      C58D
      C58D
1314
                             ; Save start address
1315
      C58D
1316
      C58D A5 96
                             LDA DISPLAY
      C58F 85 A0
1317
                             STA START_ADDRESS
1318
      C591 A5 97
                            LDA DISPLAY+1
1319
      C593 85 A1
                             STA START_ADDRESS+1
1320
      C595
      C595 A9 06
1321
                                    LDA #6
      C597 85 94
                           STA STATE
1322
1323
      C599 A9 00
                                    LDA #0
      C59B 85 95
1324
                           STA ZERO_FLAG
1325
      C59D
1326
      C59D 20 81 C4
                             JSR STILL_ADDRESS
1327
      C5A0 A9 B3
                             LDA #0B3H
      C5A2 85 8C
                            STA BUFFER
1328
                            LDA #2
1329
      C5A4 A9 02
      C5A6 85 8D
1330
                             STA BUFFER+1
      C5A8 60
1331
                             RTS
1332
      C5A9
1333
      C5A9
      C5A9
                      SEND_INC1 ; Save start address
1334
1335
      C5A9
1336
      C5A9 A5 96
                             LDA DISPLAY
      C5AB 85 A0
1337
                             STA START_ADDRESS
      C5AD A5 97
1338
                            LDA DISPLAY+1
1339
      C5AF 85 A1
                            STA START_ADDRESS+1
      C5B1
1340
1341
      C5B1 A9 08
                                    LDA #8
1342
      C5B3 85 94
                           STA STATE
      C5B5 A9 00
C5B7 85 95
1343
                              LDA #0
1344
                             STA ZERO_FLAG
1345
      C5B9
1346
      C5B9 20 81 C4
                            JSR STILL_ADDRESS
      C5BC A9 8F
                             LDA #08FH
1347
      C5BE 85 8C
                            STA BUFFER
1348
1349
      C5C0 A9 02
                            LDA #2
1350
      C5C2 85 8D
                             STA BUFFER+1
      C5C4 60
1351
                             RTS
1352
      C5C5
1353
      C5C5
      C5C5
1354
1355
      C5C5
1356
      C5C5
1357
      C5C5
1358
      C5C5
1359
      C5C5
                        ; DECREMENT CURRENT ADDRESS BY ONE
1360
      C5C5
1361
      C5C5
                                   LDA #2
      C5C5 A9 02
1362
                       KEY_DEC
                                    STA STATE ; STATE = 2 FOR DATA MODE
1363
      C5C7 85 94
1364
      C5C9
      C5C9 A9 00
                           LDA #0
1365
1366
      C5CB 85 95
                           STA ZERO_FLAG
1367
      C5CD
1368
      C5CD
```

```
C5CD 38
                                   SEC
1369
1370
      C5CE A5 96
                                   LDA DISPLAY
1371
      C5D0 E9 01
                           SBC #1
      C5D2 85 96
1372
                            STA DISPLAY
1373
      C5D4 A5 97
                           LDA DISPLAY+1
                           SBC #0
1374
      C5D6 E9 00
1375
      C5D8 85 97
                            STA DISPLAY+1
1376
      C5DA
                                ; JSR READ_MEMORY
      C5DA 20 B1 C4
1377
                           JSR STILL_DATA
1378
      C5DD 60
                            RTS
1379
      C5DE
1380
      C5DE
                      ; KEY PC, SET CURRENT USER ADDRESS
      C5DE
1381
      C5DE A9 02
1382
                 KEY_PC
                                  LDA #2
      C5E0 85 94
                                  STA STATE ; STATE = 2 FOR DATA MODE
1383
1384
      C5E2
1385
      C5E2 A9 00
                           LDA #0
      C5E4 85 95
1386
                          STA ZERO_FLAG
1387
      C5E6
1388
      C5E6 A5 98
                          LDA PC_USER
      C5E8 85 96
1389
                          STA DISPLAY
      C5EA A5 99
1390
                          LDA PC_USER+1
1391
      C5EC 85 97
                          STA DISPLAY+1
1392
      C5EE
                                 ; JSR READ_MEMORY
      C5EE 20 B1 C4
                          JSR STILL_DATA
1393
1394
      C5F1 60
                          RTS
1395
      C5F2
1396
      C5F2
                       ; KEY REGSITER
1397
      C5F2
                      ; SET STATE TO 3 FOR REGISTER INPUT WITH HEX KEY
1398
      C5F2
1399
      C5F2 A9 03
                      KEY_REG
                                 LDA #3
      C5F4 85 94
1400
                                 STA STATE ; STATE = 3 FOR REGISTER DISPLAY
1401
      C5F6
                        LDA #3
1402
      C5F6 A9 03
      C5F8 85 91
1403
                         STA BUFFER+5
      C5FA A9 8F
1404
                         LDA #8FH
      C5FC 85 90
                        STA BUFFER+4
LDA #0BEH
1405
1406
      C5FE A9 BE
                         STA BUFFER+3
1407
      C600 85 8F
1408
      C602 A9 02
                         LDA #2
      C604 85 8E
C606 A9 00
                         STA BUFFER+2
LDA #0
1409
1410
1411
      C608 85 8D
                         STA BUFFER+1
      C60A 85 8C
                         STA BUFFER
1412
1413
      C60C
      C60C 60
1414
                         RTS
1415
      C60D
                      ;-----
1416
      C60D
1417
      C60D
                      GO_STATE8
1418
      C60D
                     LDA DISPLAY
1419
      C60D A5 96
                       STA DESTINATION
1420
      C60F 85 A2
                                         ; DESTINATION IS NOW ENDING ADDRESS
      C611 A5 97
1421
                      LDA DISPLAY+1
      C613 85 A3
1422
                      STA DESTINATION+1
1423
      C615
1424
                     ; NOW COMPUTE NUMBER OF BYTE = DESTINATION - START ADDRESS
      C615
1425
      C615 A5 A0
                              LDA START_ADDRESS
1426
      C617 85 84
                      STA HL
      C619 A5 A1
1427
                       LDA START_ADDRESS+1
      C61B 85 85
1428
                      STA HL+1
1429
      C61D
1430
      C61D 38
                              SEC
                 LDA DESTINATION
      C61E A5 A2
1431
1432
      C620 E5 84
                      SBC HL
1433
      C622 85 A4
                       STA OFFSET_BYTE
1434
      C624
1435
      C624 A5 A3
                      LDA DESTINATION+1
1436
      C626 E5 85
                      SBC HL+1
1437
      C628 85 A5
                       STA OFFSET_BYTE+1 ; OFFSET = NUMBER OF BYTE
1438
      C62A
1439
      C62A
                       ; DEVIDE NUMBER OF BYTE WITH 16 TO GET NUMBER OF RECORD TO BE SENT
1440
      C62A
      C62A 46 A5
                              LSR OFFSET_BYTE+1
1441
1442
      C62C 66 A4
                      ROR OFFSET_BYTE
1443
      C62E
1444
      C62E 46 A5
                       LSR OFFSET_BYTE+1
```

```
1445
      C630 66 A4
                       ROR OFFSET_BYTE
1446
      C632
1447
      C632 46 A5
                               LSR OFFSET_BYTE+1
      C634 66 A4
                       ROR OFFSET_BYTE
1448
1449
      C636
                       LSR OFFSET_BYTE+1
1450
      C636 46 A5
1451
      C638 66 A4
                       ROR OFFSET_BYTE
1452
      C63A
1453
      C63A A5 A4
                              LDA OFFSET_BYTE ; CHECK RESULT
1454
      C63C 8D 00 80
                       STA GPIO1
1455
      C63F
1456
      C63F 60
                       RTS
1457
      C640
1458
      C640
                       SHORT_GO_STATE10
      C640 4C 55 C4
1459
                              JMP GO STATE10
1460
      C643
1461
      C643
                       ; KEY GO WRITE USER REGISTERS TO STACK AND USE RTI TO JUMP TO USER PRC
1462
      C643
1463
      C643
1464
      C643 A5 94
                       KEY_GO LDA STATE
      C645 C9 06
1465
                              CMP #6
      C647 F0 46
                              BEQ GO_STATE6
1466
1467
      C649
1468
      C649 C9 08
                              CMP #8
      C64B F0 C0
                              BEQ GO_STATE8
1469
1470
      C64D
1471
      C64D C9 0A
                              CMP #10
      C64F F0 EF
1472
                              BEQ SHORT_GO_STATE10
1473
      C651
1474
      C651 BA
                               TSX
                                    ; SAVE SYSTEM STACK
1475
      C652 86 9F
                       STX SAVE_SP
1476
      C654
1477
      C654
                       ; NOW SWITCH TO USER STACK
1478
      C654
      C654 A6 9D
1479
                              LDX USER_S
      C656 9A
                       TXS
1480
1481
      C657
      C657 A5 97
1482
                       LDA DISPLAY+1
1483
      C659 48
                       PHA
1484
      C65A A5 96
                       LDA DISPLAY
1485
      C65C 48
                       PHA
      C65D A5 9E
                       LDA USER_P
1486
1487
      C65F 48
                       PHA
                       LDX USER_X
1488
      C660 A6 9B
1489
      C662 A4 9C
                       LDY USER_Y
                       LDA USER_A
1490
      C664 A5 9A
1491
      C666 40
                       RTI
                       ;----- SINGLE STEP ------
1492
      C667
1493
      C667
1494
      C667
                       KEY_STEP
1495
      C667
1496
      C667 BA
                              TSX
      C668 86 9F
1497
                      STX SAVE_SP
                                    ; SAVE SYSTEM STACK
1498
      C66A
1499
                               ; NOW SWITCH TO USER STACK
      C66A
1500
      C66A
1501
      C66A A6 9D
                              LDX USER_S
1502
      C66C 9A
                       TXS
1503
      C66D
1504
      C66D
                       ; LOAD CURRENT PC TO DISPLAY
1505
      C66D
      C66D A5 98
1506
                               LDA PC_USER
      C66F 85 96
1507
                       STA DISPLAY
1508
      C671 A5 99
                       LDA PC_USER+1
      C673 85 97
1509
                       STA DISPLAY+1
      C675
1510
1511
      C675
1512
      C675
1513
      C675 A5 97
                               LDA DISPLAY+1
      C677 48
1514
                       PHA
      C678 A5 96
1515
                       LDA DISPLAY
1516
      C67A 48
                       PHA
1517
      C67B A5 9E
                       LDA USER_P
1518
      C67D 48
                       PHA
      C67E A6 9B
1519
                       LDX USER_X
1520
      C680 A4 9C
                       LDY USER_Y
```

```
1521
       C682
1522
       C682 A9 FF
                         LDA #$FF
                                        ; BREAK MUST BE LOGIC HIGH TO ENABLE IT
1523
       C684 8D 02 80
                         STA PORT1
1524
       C687
       C687 EA
1525
                                 NOP
       C688 EA
1526
                         NOP
1527
       C689 EA
                         NOP
1528
       C68A EA
                         NOP
1529
       C68B EA
                         NOP
1530
       C68C A5 9A
                         LDA USER_A
       C68E 40
1531
                         RTI
1532
       C68F
1533
       C68F
                         ; USER INSTRUCTION IS 8TH FETCHING, IT WILL JUMP TO NMI SERVICE
1534
       C68F
1535
       C68F
1536
       C68F
1537
       C68F
                         ; KEY GO WITH RELATIVE CALCULATION
1538
       C68F
                         ; FIND OFFSET BYTE
1539
       C68F
1540
                         GO STATE6
       C68F
1541
       C68F
       C68F A5 96
1542
                                  LDA DISPLAY
1543
       C691 85 A2
                         STA DESTINATION
1544
       C693 A5 97
                         LDA DISPLAY+1
       C695 85 A3
1545
                         STA DESTINATION+1
1546
       C697
1547
       C697
                         ; NOW COMPUTE OFFSET_BYTE = DESTINATION - START_ADDRESS
1548
       C697
1549
       C697
                         ; THE REAL PC WILL BE NEXT INTSRUCTION ADDRESS (+2 FROM BRANCH INSTRUC
1550
       C697
1551
       C697 A5 A0
                                  LDA START_ADDRESS
       C699 85 84
1552
                         STA HL
1553
       C69B A5 A1
                         LDA START_ADDRESS+1
1554
       C69D 85 85
                         STA HL+1
       C69F 20 C5 C0
1555
                         JSR INC_HL
       C6A2 20 C5 C0
1556
                         JSR INC_HL
1557
       C6A5
1558
       C6A5 38
1559
       C6A6 A5 A2
                         LDA DESTINATION
1560
       C6A8 E5 84
                         SBC HL
1561
       C6AA 85 A4
                         STA OFFSET_BYTE
1562
       C6AC
1563
       C6AC A5 A3
                         LDA DESTINATION+1
1564
       C6AE E5 85
                         SBC HL+1
1565
       C6B0 85 A5
                         STA OFFSET_BYTE+1
1566
       C6B2
1567
       C6B2
                         ; CHECK IF THE OFFSET BYTE WAS BETWEEN -128 (FF80) TO +127 (007F)
                         ; IF BIT 7 OF THE OFFSET BYTE IS 0, THE HIGH BYTE MUST BE ZERO ; IF BIT 7 OF THE OFFSET BYTE IS 1, THE HIGH BYTE MUST BE FF
1568
       C6B2
1569
       C6B2
1570
                         ; OTHERWISE, THE OFFSET BYTE WAS OUT OF RANGE, SHOW ERROR THEN
       C6B2
1571
       C6B2
1572
       C6B2 A5 A4
                                  LDA OFFSET_BYTE
1573
                         AND #80H
       C6B4 29 80
1574
       C6B6 F0 09
                         BEQ CHK_OFFSET_HIGH
1575
       C6B8
1576
       C6B8
                         ; CHECK HIGH BYTE MUST BE FF (-1)
1577
       C6B8
1578
       C6B8 A5 A5
                         LDA OFFSET_BYTE+1
1579
       C6BA C9 FF
                         CMP #0FFH
1580
       C6BC D0 28
                         BNE OUT_OFF_RANGE
1581
       C6BE
       C6BE 4C C5 C6
                         JMP IN_RANGE
1582
1583
       C6C1
                         CHK_OFFSET_HIGH
1584
       C6C1
1585
       C6C1 A5 A5
                                 LDA OFFSET_BYTE+1
1586
       C6C3 D0 21
                         BNE OUT_OFF_RANGE
1587
       C6C5
1588
                         ; STORE OFFSET TO THE 2ND BYTE OF BRANCH INSTRUCTION
       C6C5
1589
       C6C5
                         IN_RANGE LDA START_ADDRESS
1590
       C6C5 A5 A0
1591
       C6C7 85 84
                         STA HL
1592
       C6C9 A5 A1
                         LDA START ADDRESS+1
       C6CB 85 85
1593
                         STA HL+1
1594
       C6CD 20 C5 C0
                         JSR INC_HL
1595
       C6D0
1596
       C6D0 A5 A4
                         LDA OFFSET_BYTE
```

```
1597
       C6D2 A0 00
                         LDY #0
1598
       C6D4 91 84
                         STA (HL),Y
1599
       C6D6
       C6D6 A5 84
1600
                         LDA HL
                                         ; DISPLAY LOCATION OF OFFSET BYTE
       C6D8 85 96
                         STA DISPLAY
1601
       C6DA A5 85
                         LDA HL+1
1602
1603
       C6DC 85 97
                         STA DISPLAY+1
1604
       C6DE
1605
       C6DE
1606
       C6DE 20 B1 C4
                        JSR STILL_DATA
1607
       C6E1
1608
       C6E1 A9 02
                        LDA #2
       C6E3 85 94
1609
                         STA STATE
1610
       C6E5 60
                         RTS
1611
       C6E6
                        OUT_OFF_RANGE
1612
       C6E6
1613
       C6E6
      C6E6 A9 02
1614
                                LDA #2
1615
       C6E8 85 91
                        STA BUFFER+5
      C6EA A9 8F
                        LDA #8FH
1616
       C6EC 85 90
1617
                        STA BUFFER+4
       C6EE A9 03
1618
                        LDA #3
      C6F0 85 8F
                        STA BUFFER+3
1619
1620
       C6F2 A9 03
                        LDA #3
       C6F4 85 8E
                        STA BUFFER+2
1621
1622
       C6F6 A9 00
                        LDA #0
       C6F8 85 8D
1623
                        STA BUFFER+1
       C6FA 85 8C
1624
                        STA BUFFER
1625
       C6FC
       C6FC A9 02
1626
                        LDA #2
1627
       C6FE 85 94
                         STA STATE
1628
       C700
1629
       C700 60
                         RTS
1630
       C701
1631
       C701
       C701
1632
       C701
1633
1634
       C701
1635
       C701
1636
       C701
1637
       C701
                        ; NMI SERVICE ROUTINE
                        ; SAVE CPU REGISTERS TO USER REGISTERS FOR PROGRAM DEBUGGING
1638
       C701
1639
       C701
1640
       C701
                        NMI SERVICE
1641
       C701
1642
       C701 85 9A
                                 STA USER A
1643
       C703
                                 ; STA GPIO1
                                                 ; 8-BIT DISPLAY WILL SHOW CONTENT OF ACCUMULAT
1644
       C703
1645
       C703 A9 BF
                         LDA #$BF
1646
       C705 8D 02 80
                         STA PORT1
                                        ; TURN OFF BRK SIGNAL
1647
       C708
1648
       C708
                         ; STILL WITH USER STACK
       C708
1649
1650
       C708 68
                         PT.A
       C709 85 9E
                         STA USER_P
1651
       С70В
1652
1653
       C70B 68
                         PLA
1654
       C70C 85 96
                         STA DISPLAY
       C70E 85 98
1655
                          STA PC_USER
       C710 68
1656
                         PLA
1657
       C711 85 97
                         STA DISPLAY+1
       C713 85 99
1658
                          STA PC_USER+1
       C715 84 9C
                          STY USER Y
1659
1660
       C717 86 9B
                          STX USER_X
1661
       C719
                          TSX
1662
       C719 BA
1663
       C71A 86 9D
                         STX USER_S
1664
       C71C
1665
       C71C 20 79 C4
                         JSR KEY_ADDR ; DISPLAY LOCATION THAT BREAKED
       C71F
1666
1667
       C71F
                        ; RESTORE SYSTEM STACK
1668
       C71F
       C71F A6 9F
                          LDX SAVE_SP
1669
1670
      C721 9A
                          TXS
1671
      C722
1672
       C722 60
                          RTS
```

```
1673
       C723
1674
      C723
                        ; DISPLAY USER REGSITERS
1675
      C723
1676
      C723 A5 83
                       HEX_REG LDA REG_C
1677
       C725 C9 00
                                CMP #0
1678
      C727 D0 14
                        BNE CHK_REG1
1679
       C729
1680
      C729 A5 9A
                        LDA USER_A
1681
      C72B
                       ; STA GPIO1
1682
       C72B 20 3D C3
                         JSR DATA_DISPLAY
1683
       C72E A9 82
                         LDA #82H
1684
       C730 85 8E
                         STA BUFFER+2
      C732 A9 3F
1685
                                        ; REGISTER A
                         LDA #3FH
1686
      C734 85 8F
                         STA BUFFER+3
      C736 A9 00
1687
                        LDA #0
      C738 85 90
                        STA BUFFER+4
1688
1689
       C73A 85 91
                         STA BUFFER+5
      C73C 60
1690
                         RTS
1691
       C73D
1692
      C73D
                        CHK_REG1
       C73D C9 01
                                CMP #1
1693
       C73F D0 14
1694
                         BNE CHK_REG2
1695
      C741
1696
       C741 A5 9B
                         LDA USER_X
      C743
1697
                        ; STA GPIO1
1698
       C743
                        JSR DATA_DISPLAY
1699
      C743 20 3D C3
      C746 A9 82
1700
                         LDA #82H
       C748 85 8E
1701
                         STA BUFFER+2
1702
      C74A A9 07
                         LDA #7
                                        ; REGISTER X
1703
       C74C 85 8F
                         STA BUFFER+3
      C74E A9 00
1704
                         LDA #0
1705
       C750 85 90
                        STA BUFFER+4
1706
       C752 85 91
                         STA BUFFER+5
1707
       C754 60
                         RTS
1708
       C755
       C755 C9 02
                       CHK_REG2 CMP #2
1709
       C757 D0 14
1710
                         BNE CHK_REG3
1711
      C759
1712
      C759 A5 9C
                        LDA USER_Y
1713
       C75B
                        ; STA GPIO1
1714
       C75B
1715
       C75B 20 3D C3
                        JSR DATA_DISPLAY
1716
       C75E A9 82
                         LDA #82H
       C760 85 8E
1717
                         STA BUFFER+2
      C762 A9 B6
1718
                         LDA #0B6H
                                          ; REGISTER Y
1719
      C764 85 8F
                         STA BUFFER+3
       C766 A9 00
                         LDA #0
1720
      C768 85 90
1721
                         STA BUFFER+4
1722
       C76A 85 91
                        STA BUFFER+5
1723
       C76C 60
                         RTS
1724
       C76D
       C76D
1725
1726
       C76D C9 03
                      CHK_REG3 CMP #3
       C76F D0 14
                        BNE CHK_REG4
1727
1728
       C771
1729
       C771 A5 9D
                        LDA USER_S
1730
      C773
                        ; STA GPIO1
1731
       C773
       C773 20 3D C3
                        JSR DATA_DISPLAY
1732
1733
       C776 A9 82
                         LDA #82H
       C778 85 8E
                         STA BUFFER+2
1734
       C77A A9 AE
1735
                         LDA #0AEH
                                         ; REGISTER S
1736
       C77C 85 8F
                         STA BUFFER+3
1737
       C77E A9 00
                         LDA #0
                         STA BUFFER+4
       C780 85 90
1738
1739
       C782 85 91
                         STA BUFFER+5
       C784 60
1740
                         RTS
1741
       C785
                    CHK_REG4 CMP #5
       C785 C9 05
1742
1743
       C787 D0 42
                                BNE CHK_REG5
1744
       C789
       C789 A9 00
                          LDA #0
                                            ; RESET HL TO 0000
1745
1746
       C78B 85 84
                          STA HL
      C78D 85 85
                          STA HL+1
1747
1748
      C78F
```

```
1749
       C78F A5 9E
                         LDA USER_P
                        ; STA GPIO1
1750
     C791
      C791 29 01
                         AND #1
BEQ NEXT_BIT1
1751
      C793 F0 06
1752
1753
       C795 A5 84
                         LDA HL
                          ORA #1
      C797 09 01
1754
      C799 85 84
1755
                          STA HL
1756
      С79В
      C79B A5 9E NEXT_BIT1 LDA USER_P
C79D 29 02 AND #2
C79F F0 06 BEQ NEXT_BIT2
1757
1758
1759
1760
       C7A1
1761
      C7A1 A5 84
                         LDA HL
      C7A3 09 10
1762
                          ORA #10H
                         STA HL
      C7A5 85 84
1763
      C7A7
1764
1765
       C7A7 A5 9E
                       NEXT_BIT2 LDA USER_P
      C7A9 29 04
                       AND #4
BEQ NEXT_BIT3
1766
1767
       C7AB F0 06
1768
      C7AD
      C7AD A5 85
                         LDA HL+1
1769
      C7AF 09 01
                          ORA #1
1770
      C7B1 85 85
                          STA HL+1
1771
1772
       С7В3
                       NEXT_BIT3 LDA USER_P
      C7B3 A5 9E
1773
                       AND #8
BEQ OK1
1774
       C7B5 29 08
1775
      C7B7 F0 06
1776
      C7B9
      C7B9 A5 85 LDA HL+1
C7BB 09 10 ORA #10H
C7BD 85 85 STA HL+1
1777
1778
1779
      C7BF 20 4B C3 OK1 JSR ADDRESS_DISPLAY
1780
1781
      C7C2
                          LDA #1FH
1782
      C7C2 A9 1F
      C7C4 85 8D
                          STA BUFFER+1
1783
      C7C6 A9 85
                         LDA #085H
1784
                         STA BUFFER
1785
      C7C8 85 8C
1786
       C7CA 60
1787
      С7СВ
1788
      C7CB
                    CHK_REG5 CMP #4
      C7CB C9 04
1789
      C7CD D0 42
                                   BNE CHK_REG6
1790
1791
       C7CF
      C7CF A9 00
                                                    ; RESET HL TO 0000
1792
                                  LDA #0
                        STA HL
STA HL+1
       C7D1 85 84
1793
1794
      C7D3 85 85
1795
      C7D5
                        LDA USER_P; STA GPIO1
       C7D5 A5 9E
1796
      C7D7
1797
1798
       C7D7
                         AND #10H
1799
      C7D7 29 10
1800
       C7D9 F0 06
                          BEQ NEXT_BIT4
      C7DB A5 84
1801
                          LDA HL
1802
      C7DD 09 01
                          ORA #1
       C7DF 85 84
                          STA HL
1803
      C7E1
1804
      C7E1 A5 9E NEXT_BIT4 LDA USER_P
C7E3 29 20 AND #20H
1805
                       AND #20H
BEQ NEXT_BIT5
1806
      C7E3 29 20
      C7E5 F0 06
1807
      C7E7 A5 84
1808
                         LDA HL
1809
      C7E9 09 10
                          ORA #10H
       C7EB 85 84
                          STA HL
1810
       C7ED
1811
                   NEXT_BIT5 LDA USER_P
       C7ED A5 9E
1812
      C7EF 29 40
C7F1 F0 06
                       AND #40H
BEQ NEXT_BIT6
1813
1814
1815
       C7F3
                         LDA HL+1
       C7F3 A5 85
1816
1817
       C7F5 09 01
                          ORA #1
                          STA HL+1
       C7F7 85 85
1818
1819
       C7F9
1820
       C7F9 A5 9E
                       NEXT_BIT6 LDA USER_P
      C7FB 29 80
                            AND #80H
1821
1822
      C7FD F0 06
                         BEQ OK2
1823
      C7FF
1824
      C7FF A5 85
                         LDA HL+1
```

```
ORA #10H
STA HL+1
      C801 09 10
1825
1826
      C803 85 85
1827
      C805
      C805 20 4B C3
1828
                      OK 2
                                 JSR ADDRESS_DISPLAY
1829
      C808
1830
      C808 A9 1F
                         LDA #1FH
      C80A 85 8D
1831
                         STA BUFFER+1
      C80C A9 37
1832
                         LDA #37H
      C80E 85 8C
1833
                        STA BUFFER
1834
      C810 60
1835
      C811
      C811 C9 10 CHK_REG6 CMP #10H
1836
1837
      C813 B0 1C
                                BCS NOT_HEX
1838
      C815
1839
      C815
                      ; NOW DISPLAY PAGE ZERO BYTE FROM 0 TO 9
1840
      C815
1841
      C815 38
                                 SEC
                        SBC #6
1842
      C816 E9 06
1843
      C818
1844
                       ; NOW A IS LOCATION IS PAGE ZERO 0-9
      C818
1845
      C818 AA
      C819 B5 00
                         LDA 0,X
1846
      C81B 86 A8
                         STX SAVE_X
1847
1848
      C81D
      C81D 20 3D C3
1849
                         JSR DATA_DISPLAY
1850
      C820
1851
      C820 A6 A8
                        LDX SAVE_X
1852
      C822
1853
      C822 8A
                         TXA
      C823 85 85
                       STA HL+1
1854
1855
      C825 20 4B C3
                         JSR ADDRESS_DISPLAY
1856
      C828
1857
      C828 A9 82
                         LDA #82H
1858
      C82A 85 8F
                         STA BUFFER+3
      C82C A9 00
1859
                         LDA #0
      C82E 85 8E
1860
                         STA BUFFER+2
1861
      C830 60
                         RTS
1862
      C831
                      NOT_HEX
1863
      C831
1864
      C831 60
                                 RTS
1865
      C832
                       ; PRODUCE BEEP WHEN KEY PRESSED
1866
      C832
1867
      C832
                       ; CALIBRATED TO 523Hz
1868
      C832
C832 AD 01 80 BEEP LDA PORTU AND #40H
                                LDA PORTO
1869
1870
1871
      C837 F0 15
                        BEQ NO_BEEP ; CHECK IF REPEAT KEY IS PRESSED, THEN NO BEEP
      C839
1872
1873
      C839 A2 40
                                LDX #40H
                      BEEP2 LDA #3FH
1874
      C83B A9 3F
                      STA PORT1
1875
      C83D 8D 02 80
      C840 20 4F C8
1876
                        JSR BEEP_DELAY
1877
      C843 A9 BF
                       LDA #0BFH
                       STA PORT1
JSR BEEP_DELAY
1878
      C845 8D 02 80
      C848 20 4F C8
1879
1880
      C84B
                        DEX
1881
      C84B CA
1882
      C84C D0 ED
                        BNE BEEP2
1883
      C84E
1884
      C84E 60
                       NO_BEEP RTS
1885
      C84F
                    BEEP_DELAY LDY #0BBH
      C84F A0 BB
1886
      C851 88
1887
                       BEEP_LOOP DEY
1888
      C852 D0 FD
                                BNE BEEP_LOOP
1889
      C854 60
                         RTS
1890
      C855
1891
      C855
                       ; DISPLAY COLD BOOT MESSAGE
1892
      C855
1893
      C855
1894
      C855
                      COLD_MESSAGE
1895
      C855
      C855 A9 0A
                        LDA #10
1896
      C857 85 81
                                 STA REG_D
1897
1898
      C859
1899
      C859 A9 08
                         LDA #8
1900
      C85B 85 82
                         STA REG_B
```

```
1901
      C85D
1902
      C85D A2 07
                         LDX #7
1903
      C85F
1904
      C85F
                       DISPLAY2
1905
      C85F 20 66 C2
                         JSR SCAN2
1906
      C862
       C862 C6 81
1907
                         DEC REG_D
1908
      C864 D0 F9
                         BNE DISPLAY2
1909
      C866
1910
      C866 CA
                          DEX
1911
      C867
1912
      C867 C6 82
                         DEC REG_B
      C869 D0 F4
1913
                         BNE DISPLAY2
1914
       C86B 60
                          RTS
1915
      C86C
1916
      C86C
1917
      C86C
1918
      C86C
1919
      C86C
                       ; NMI and IRQ are called via RAM-vector. This enables the programmer
1920
                        ; to insert his own routines.
      C86C
1921
      C86C
1922
      C86C
                               JMP
1923
      C86C 6C FA 00
                       NMT
                                     ($FA)
1924
      C86F 6C FE 00
                       IRQ
                              JMP
                                       ($FE)
1925
      C872
1926
      C872
1927
      C872
1928
      C872
1929
      C872 A9 00
                       MAIN
                              LDA #0
                                STA BUFFER
1930
      C874 85 8C
1931
       C876 85 8D
                        STA BUFFER+1
      C878 85 92
1932
                        STA INVALID
                                     ; CLEAR INVALID FLAG
1933
      C87A
1934
      C87A
                        ; INSERT 6502 TEXT
1935
      C87A
      C87A A9 AF
1936
                      LDA #0AFH
      C87C 85 91
1937
                               STA BUFFER+5
1938
       C87E A9 AE
                        LDA #0AEH
1939
      C880 85 90
                        STA BUFFER+4
1940
      C882 A9 BD
                       LDA #0BDH
1941
      C884 85 8F
                        STA BUFFER+3
      C886 A9 9B
                        LDA #9BH
1942
1943
      C888 85 8E
                        STA BUFFER+2
1944
      C88A
1945
       C88A
1946
      C88A
1947
      C88A
                        ; STORE VECTOR INTERRUPT
1948
      C88A
      C88A A9 01
                        LDA #NMI_SERVICE&OFFH ; NMI MUST BE SET BEFORE USING SINGLE STEP
1949
1950
      C88C 85 FA
                        STA $FA
1951
      C88E 85 FE
                        STA $FE
1952
      C890
      C890 A9 C7
1953
                        LDA #(NMI_SERVICE>>8)
1954
                        STA $FB
      C892 85 FB
1955
      C894 85 FF
                        STA $FF
1956
      C896
1957
       C896 A2 FF
                        LDX #$FF
                        TXS
1958
      C898 9A
                                    ; SET SYSTEM STACK TO 1FFH
      C899 A9 7F
1959
                               LDA #$7F ; AND USER STACK TO 17FH
      C89B 85 9D
1960
                        STA USER_S
1961
      C89D
       C89D D8
1962
                        CLD
      C89E 78
                                ; DISABLE IRO
1963
                        SET
1964
      C89F
1965
      C89F A9 00
                        LDA #0
                        STA STATE ; INITIAL STATE
       C8A1 85 94
1966
1967
       C8A3 85 95
                        STA ZERO_FLAG
1968
      C8A5
1969
       C8A5 A9 00
                                LDA #0
      C8A7 85 96
                        STA DISPLAY
1970
1971
       C8A9 85 98
                        STA PC_USER
1972
      C8AB A9 02
                        LDA #02H
      C8AD 85 97
1973
                        STA DISPLAY+1
1974
      C8AF 85 99
                        STA PC_USER+1
1975
      C8B1
1976
      C8B1
```

```
1977
      C8B1 A5 96
                              LDA DISPLAY
                      STA HL
1978
     C8B3 85 84
1979
      C8B5 A5 97
                       LDA DISPLAY+1
      C8B7 85 85
1980
                       STA HL+1
      C8B9
1981
1982
      C8B9
1983
      C8B9
1984
      C8B9
                       ; JSR ADDRESS_DISPLAY
     C8B9 A0 00
1985
                              LDY #0
1986
      C8BB B1 84
                       LDA (HL),Y
1987
      C8BD
                       JSR DATA_DISPLAY
1988
      C8BD
      C8BD A5 A6
1989
                               LDA COLD
                       CMP #99H
1990
      C8BF C9 99
      C8C1 F0 OF
1991
                       BEO WARM BOOT
1992
      C8C3
1993
      C8C3 A9 99
                       LDA #99H
1994
      C8C5 85 A6
                       STA COLD
1995
      C8C7
1996
      C8C7
                         LDA #$FF
      C8C7 A9 FF
1997
      C8C9 8D 00 80
                       STA GPIO1 ; TEST GPIO1
1998
1999
      C8CC
2000
      C8CC 20 55 C8
                              JSR COLD_MESSAGE
      C8CF 20 32 C8
                      JSR BEEP
2001
2002
      C8D2
2003
      C8D2
                       WARM_BOOT
      C8D2 A9 00
2004
                        LDA #0
      C8D4 8D 00 80
2005
                       STA GPIO1
2006
      C8D7
2007
      C8D7 20 ED C2
                      LOOP3JSR SCANKEY
2008 C8DA 20 66 C3
                             JSR KEYEXE
2009
     C8DD 20 32 C8
                       JSR BEEP
                      JMP LOOP3
2010
      C8E0 4C D7 C8
2011
      C8E3
2012
      C8E3
2013
      C8E3
2014
      C8E3
2015
      CSE3
2016
      C8E3
2017
      C8E3
2018
      C8E3
2019
     C8E3 00
                       START_MSG .BYTE 0
                                 .BYTE 0
2020
     C8E4 00
      C8E5 9B
2021
                                 .BYTE 9BH
                                 .BYTE OBDH
2022
      C8E6 BD
2023
      C8E7 AE
                                 .BYTE OAEH
      C8E8 AF
                         .BYTE OAFH
2024
2025
      C8E9 00
                                 .BYTE 0
                        .BYTE 0
2026
      C8EA 00
                        .BYTE 0
2027
      C8EB 00
                         .BYTE 0
      C8EC 00
2028
      C8ED 00
2029
                         .BYTE 0
2030
      C8EE 00
                                .BYTE 0
2031
      C8EF
2032
      C8EF
2033
      C8EF BD
                      SEGTAB .BYTE OBDH
                                           ; '0'
                      .BYTE 030H ;'1'
.BYTE 09BH ;'2'
2034
      C8F0 30
                                     ; ' 2 '
      C8F1 9B
2035
                       .BYTE OBAH ;'3'
2036
     C8F2 BA
                       .BYTE 036H ;'4'
      C8F3 36
2037
                       .BYTE 0AEH ;'5'
.BYTE 0AFH ;'6'
      C8F4 AE
2038
      C8F5 AF
2039
                       .BYTE 038H ;'7'
2040
     C8F6 38
                      BYTE OBFH ;'8'
BYTE OBEH ;'9'
BYTE O3FH ;'A'
2041
      C8F7 BF
      C8F8 BE
2042
2043
      C8F9 3F
                       .BYTE 0A7H ;'B'
2044
      C8FA A7
                       .BYTE
2045
      C8FB 8D
                       .BYTE OB3H ;'D'
      C8FC B3
2046
                       .BYTE 08FH ;'E'
2047
      C8FD 8F
                       .BYTE 00FH
2048
      C8FE OF
                                     ; 'F'
2049
      CSFF
2050 C8FF
     C8FF
2051
2052
      C8FF
                       ; Key-posistion-code to key-internal-code conversion table.
```

```
2053
       C8FF
2054
       C8FF
                        KEYTAB:
                         K0 .BYTE 03H ;HEX_3
K1 .BYTE 07H ;HEX_7
2055
       C8FF 03
2056
       C900 07
       C901 0B
                        K2 .BYTE
                                  OBH ; HEX_B
                        K3 .BYTE
K4 .BYTE
                                   0FH ;HEX_F
20H ;NOT USED
2058
       C902 OF
       C903 20
2059
                        K5 .BYTE 21H ; NOT USED
2060
       C904 21
2061
       C905 02
                        K6 .BYTE 02H ;HEX_2
2062
       C906 06
                         K7 .BYTE
                                   06H ;HEX_6
0AH ;HEX_A
                        K8 .BYTE
       C907 0A
2063
                        K9 .BYTE OEH ;HEX_E
2064
       C908 0E
                        KOA .BYTE 22H ;NOT USED KOB .BYTE 23H ;NOT USED KOC .BYTE 01H ;HEX_1
       C909 22
2065
                        K0B
                        KOB .BYTE
KOC .BYTE
2066
       C90A 23
2067
       C90B 01
                        KOD .BYTE
       C90C 05
                                      05H ;HEX_5
2068
                                      09H ;HEX_9
0DH ;HEX_D
2069
       C90D 09
                         K0E
                              .BYTE
                        KOF
                              .BYTE
       C90E 0D
2070
2071
       C90F 13
                        K10 .BYTE
                                      13H ;STEP
                                      1FH ;TAPERD
00H ;HEX_0
                         K11 .BYTE
       C910 1F
2072
2073
       C911 00
                         K12
                               .BYTE
                                     04H ; HEX_4
2074
       C912 04
                        K13
                              .BYTE
       C913 08
                        K14 .BYTE 08H ;HEX_8
2075
2076
       C914 0C
                         K15
                               .BYTE
                                      0CH
                                           ;HEX C
                                      12H ;GO
       C915 12
2077
                        K16
                              .BYTE
2078
       C916 1E
                        K17
                              .BYTE
                                      1EH ;TAPEWR
                                           ; CBR
; PC
                               .BYTE
2079
       C917 1A
                         K18
                                      1AH
                                      -
18H
                        K19
       C918 18
2080
                               .BYTE
       C919 1B
2081
                        K1A .BYTE
                                      1BH ; REG
                                     19H ; ADDR
       C91A 19
2082
                        K1B .BYTE
2083
       C91B 17
                         K1C
                               .BYTE
                                       17H
                                           ;DEL
       C91C 1D
                                      1DH ;RELA
                        K1D
2084
                              .BYTE
2085
       C91D 15
                        K1E .BYTE
                                      15H ;SBR
                              .BYTE
                                           ; –
2086
       C91E 11
                         K1F
                                      11H
                        K20
       C91F 14
2087
                               .BYTE
                                       14H
                                           ;DATA
       C920 10
2088
                        K21
                              .BYTE
                                      10H
                                           ;INS
       C921 16
                               .BYTE
2089
                                      16H
                         K22
2090
       C922 1C
                         K23
                               .BYTE
                                      1CH
                                           ; MOVE
       C923
2091
2092
       C923
                        ; PAGE FOR CONSTANT STRINGS AREA
2093
       C923
                            .ORG 0EF00H ; ROM MONITOR
2094
       EF00
                                  ; .ORG 06F00H
2095
       EF00
                                                        ; RAM TEST
2096
       0043
2097
       EF00
       EF00 ;TEXT1 .BYTE "6502 TRAINER KIT V1.0 ROM", 10, 13, 0
EF00 363530322054TEXT1 .BYTE "6502 TRAINER KIT V1.0 RAM", 10, 13. 0
2098
                                     .BYTE "6502 TRAINER KIT V1.0 RAM", 10, 13, 0
2099
       EF06 5241494E4552204B49542056312E302052414D0A0D00
2099
2100
       EF1C
2101
       EF1C
2102
       EF1C 3E 3E 00 PROMPT .BYTE ">>", 0
2103
       EF1F
2104
       EF1F
2105
       EF1F
2106
       EF1F
2107
       EF1F
                             ; VECTOR NMI, RESET AND IRO
2108
       EF1F
2109
       EF1F
2110
       FFFA
                            .ORG OFFFAH
2111
       FFFA
       FFFA 6C C8
2112
                                    .WORD NMI
       FFFC 00 C0
                           .WORD 0C000H ; RESET VECTOR
2113
                           .WORD IRO
       FFFE 6F C8
                                             ; IRQ VECTOR
2114
2115
       0000
2116
       0000
2117
       0000
2118
       0000
       0000
                            .END
2119
2120
       0000
2121
       0000
2122
       0000
tasm: Number of errors = 0
```

NOTE