{"payload":{"header_redesign_enabled":false,"results":[{"id":"326390802","archived":false,"color":"#adb2cb","followers":0,"has_funding_file":false,"hl_name":"alessandrozito98/Progetto_Reti_Logiche_2020","hl_trunc_description":"Repository for the final project of Digital Circuists from the \"Reti Logiche\" (Digital Circuits) course at Politecnico di Milano (AY 2020…","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":326390802,"name":"Progetto_Reti_Logiche_2020","owner_id":57901855,"owner_login":"alessandrozito98","updated_at":"2022-09-05T21:02:44.259Z","has_issues":true}},"sponsorable":false,"topics":["fsm","vhdl"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":84,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Aalessandrozito98%252FProgetto_Reti_Logiche_2020%2B%2Blanguage%253AVHDL","metadata":null,"csrf_tokens":{"/alessandrozito98/Progetto_Reti_Logiche_2020/star":{"post":"JG-2jeN4kaSnCcENREMa1H0wu2IBys2pvHDE6Y3Mys6N8q6C5L_AFquqpSrVx1lY_rmC56ucfq4lHn29Hea9PA"},"/alessandrozito98/Progetto_Reti_Logiche_2020/unstar":{"post":"lharJVOOuo7ppHpm2kpslcbUakFX6WGdZ3aMjhR04BvjOGkOjX6wcLu4MK6r1N5oiACFM5Zlw3NF8zoyz4DdUw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"2sIezu76sjhGkK-7HlOm6QoU3C5_Of5gm8tS74tfTGFVoy5JtrqpKnNuuNpIMDCl8aqoWiUe--LN1ixtwOavbQ"}}},"title":"Repository search results"}