# **Creating Testbench**

**Learn how to create a Testbench** 



- HDL Testbenches are HDL programs that describes simulation input by using standard HDL language procedures.
- The **testbench** is a top level hierarchical model which instantiates the **Unit Under Test (UUT)**, drives it with a set of test vectors and compares the generated results with expected responses.



#### **Testbench Concepts**

- A typical HDL testbench is composed of three main elements:
- Stimulus Generator driving the UUT with certain signal conditions (correct and incorrect transactions, minimum and maximum delays, fault conditions, etc.).
- Unit Under Test (UUT) -representing the model undergoing verification.
- Verifier -automatically checks and reports any errors encountered during simulation. It also compares model responses with expected results.




Testbench



# **TB Types: Off-line Configuration**


 In Off-line configuration, the Stimulus Generator and the Verifier read all data (test vectors, expected results) from the previously saved files. The Stimulus Generator reads all input signals from a file and provides clock processes. The Verifier compares the UUT responses with the expected results and reports any faulty behavior.





# **TB Types: On-line Configuration**


- The Stimulus Generator provides the same input signals to each tested model. Thus, the response of all models are simultaneously generated without any user interaction such as exchanging the components.
- The Verifier operation is much simpler than in the off-line configuration because it only gathers simulation results from each model and compares them, detecting any differences and deciding whether to continue a simulation or not.





# **TB Types: Adaptive Configuration**

 The Stimulus Generator uses high-level abstraction techniques to adapt test vectors to the changing conditions and responses of a tested model. As a result, test vectors are generated in response to feedback from the UUT and the Verifier.






# **Testbench Example**

```
architecture TB ARCHITECTURE of counter tb is
    component counter
    port (
        CLK : in STD LOGIC;
        RESET : in STD LOGIC;
        Q : out STD LOGIC VECTOR(3 downto 0) );
    end component;
    signal CLK : STD LOGIC;
    signal RESET : STD LOGIC;
    signal Q : STD LOGIC VECTOR(3 downto 0);
begin
    UUT : counter
        port map (
            CLK => CLK,
            RESET => RESET,
            Q => Q
        );
STIMULUS: process
begin
   CLK <= '1';
   wait;
end process;
end TB ARCHITECTURE;
```

# Writing a Simple Testbench

 For the counter created in the Bottom-Up Design Methodology, we will create a simple testbench.



- Open the design
- Double-click the counter.vhd file
- Open the Language Assistant window
- Select Languages templates | library, packages
- Select the IEEE:STD\_LOGIC\_ARITH library




- Drag the selected library to the HDL Editor window
- Drop it under the IEEE library clause
- Repeat this process for IEEE.STD\_LOGIC\_UNSIGNED
- Compile the design

```
library IEEE;
     use IEEE.STD_LOGIC_1164.all;
     --This package defines a set of arithmetic, conversion, and comp
     -- for SIGNED, UNSIGNED, SMALL INT, INTEGER,
         STD ULOGIC, STD LOGIC, and STD LOGIC VECTOR.
     library IEEE;
     use IEEE.STD LOGIC ARITH.all;
     -This package defines a set of unsigned arithmetic, conversion,
     -- and comparision functions for STD LOGIC VECTOR.
     library IEEE;
     use IEEE.STD_LOGIC_UNSIGNED.all;
     entity counter is
          port (
              CLK : in STD LOGIC;
              RESET : in STD LOGIC;
              Q : out STD_LOGIC_VECTOR(3 downto 0)
43
     end counter;
```



- Double-click Add New File in the Design Browser
- Choose the Wizards tab and select VHDL Source Code
- Type Testbench as the name of the file
- Continue through to Finish so you do not need to specify any ports.






 The HDL Editor will open the *Testbench* file with the following contents:

```
15
16 --
17 -- Description:
18 --
19
20
21 --{{ Section below this comment is automatically maintained}
22 -- and may be overwritten
23 --{entity (Testbench) architecture {Testbench}}
24
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.all;
27
28 entity Testbench is end Testbench;
30
31 --}} End of automatically maintained section
32
33 architecture Testbench of Testbench is begin
35
   -- enter your statements here --
29 end Testbench;
30
31 --- enter your statements here --
20
32
33 architecture Testbench of Testbench is begin
35
   -- enter your statements here --
20
38 end Testbench;
39
4 design flow Estestbench.yhd
```

- To insert the UUT Component Declaration:
  - Copy the Counter declaration from the working library and paste the declaration about the begin keyword.





 The Testbench file with the contents should look as follows:

```
library IEEE;
    use IEEE.STD LOGIC 1164.all;
    entity Testbench is
    end Testbench:
    -- } } End of automatically maintained section
    architecture Testbench of Testbench is
        -- Component declaration of the "counter(counter)" unit defined in
         -- file: "c:\My Designs\BottomUp\BottomUp\src/Functional/counter.vhd"
        component counter
        port (
            CLK : in std logic;
            RESET : in std logic;
             Q : out std logic vector(3 downto 0));
        end component;
        for all: counter use entity WORK.counter(counter);
🛂 design flow 🕍 🗏 testbench.v..
```


- You will need to create a clocking process to force the UUT model with the appropriate pattern.
- You will also need to add signals to bind the testbench with the UUT model.



- Below the Counter component, declare the following signals:
- signal CLK: std\_logic :='0';
- signal RESET: std\_logic;
- signal Q: std\_logic\_vector(3 downto0);
- To create a clocking process, you need a variable that will stop the simulation. Declare the following below the signal declarations:
- shared variable END\_SIM : boolean:=FALSE;



- The next step is to map the Counter component with the declared signals.
- Expand the BottomUp library in the Design Browser and select the counter component.
- Right-click and select Copy VHDL
   Instantiation
- Paste the instantiation under the begin keyword and change the label name from Label1 to UUT





- To define the clocking process, insert the following below the port mapping section:
- CLK\_IN: process
- begin
- if END\_SIM = false then
- CLK <= '1';wait for 10 ns;</p>
- CLK <= '0';wait for 10 ns;</p>
- else wait;
- end if;
- end process;



- The following is a reset process that resets the Counter output Ons and stops the simulation at 250ns.
- RESET\_IN: process
- begin
- RESET <= '1';</pre>
- wait for 10 ns;
- RESET <= '0';</p>
- wait for 250 ns;
- END\_SIM := TRUE;
- wait;
- end process;
- The simulation will stop because the END\_SIM value is set to TRUE


• The complete testbench architecture should look as follows:

```
architecture Testbench of Testbench is
        -- Component declaration of the "counter(counter)" unit defined in
    -- file: "./src/counter.vhd"
                                                                                begin
   component counter
   port (
                                                                                    UUT : counter
        CLK : in STD LOGIC;
                                                                                    port map (
       RESET : in STD LOGIC;
                                                                                        CLK => CLK,
        Q : out STD LOGIC VECTOR(3 downto 0));
                                                                                        RESET => RESET,
   end component;
   for all: counter use entity work.counter(counter);
                                                                                        Q => Q
   signal CLK : std logic := '0';
                                                                                     -- enter vour statements here --
   signal RESET : std logic;
                                                                                    CLK IN : process
   signal Q : std logic vector(3 downto 0);
                                                                                    begin
                                                                                        if END SIM = FALSE then
   shared variable END SIM : boolean := FALSE;
                                                                                            CLK <= '1'; wait for 10ns;
                                                                                            CLK <= '0'; wait for 10ns;
                                                                                        else wait:
                                                                                        end if:
                                                                                    end process;
                                                                                    RESET IN : process
                                                                                    begin
                                                                                        RESET <= '1':
                                                                                        wait for 10ns;
                                                                                        RESET <= '0';
                                                                                        wait for 250ns;
                                                                                        END SIM := TRUE;
                                                                                        wait:
                                                                                    end process;
                                                                                end Testbench;
```



# Writing a Simple Testbench

 Compile the Testbench file and set it as a top-level unit. Simulate it for 300ns. The results are shown below:






# **Using Testbench Generator Wizard**

- Active-HDL comes with a Testbench Generator Wizard that automates the process of the testbench creation. You can create skeleton testbench files or completely functional testbenches from previously saved waveform files.
- There are two ways to start the wizard:
- Tools | Generate Testbench
- Right-click the Testbench component in the library and select
   Generate Testbench.



#### **Testbench Generator Wizard (cont.)**

- Select the Counter architecture and Single Process
- In the next window, check the Test Vectors from file option and browse for the file of the previously generated waveform.
- Continue through the wizard accepting the default options and press Finish.





# **Testbench Generator Wizard (cont.)**

- The testbench wizard has created a folder Testbench in your
   Design Browser. It contains two files:
- Counter\_TB.vhd: the testbench file
- Counter\_TB\_runtest.do: The macro command file that compiles and executes the testbench for simulation

```
Workspace 'BottomUp': 1 design(s)

BottomUp

Add New File

1 Simulation.awf

Functional

Counter_TB_runtest.do

Add New Library

BottomUp library

Files Structure Resources
```

```
SetActiveLib -work

comp -include "$DSN\src\Functional\counter.vhd"

comp -include "$DSN\src\TestBench\counter_TB.vhd"

asim TESTBENCH_FOR_counter

wave

wave -noreg CLK

wave -noreg RESET

wave -noreg Q

run 300.00 ns

### The following lines can be used for timing simulation

### acom <backannotated_vhdl_file_name>

### comp -include "$DSN\src\TestBench\counter_TB_tim_cfg.vhd"

### asim TIMING_FOR_counter

### asim TIMING_FOR_counter

### asim TIMING_FOR_counter
```



#### **Testbench Generator Wizard (cont.)**

- In the complete Counter\_TB.vhd file, you can observe that the clocking and reset processes have been replaced by a STIMULUS process.
- It contains a sequence of assignments and wait instructions.

```
begin
           -- Unit Under Test port map
51
           UUT : counter
52
               port map (
                   CLK => CLK,
54
                   RESET => RESET,
55
                   Q \Rightarrow Q
               );
57
58
           --Below VHDL code is an inserted
           -- User can modify it ....
60
61
      STIMULUS: process
      begin -- of stimulus process
63
       --wait for <time to next event>; -- -
64
           CLK <= '1';
66
           RESET <= '1';
67
           wait for 10 ns; --0 fs
68
           CLK <= '0';
69
           RESET <= 'O';
70
           wait for 10 ns: --10 ns
71
           CLK <= '1';
72
           wait for 10 ns; --20 ns
           CLK <= '0';
           wait for 10 ns; --30 ns
75
           CLK <= '1';
           wait for 10 ns; --40 ns
           CLK <= '0';
           wait for 10 ns; --50 ns
```




# **Testbench for a Timing Simulation**

 You can use the same waveform file to create a testbench for a timing simulation. To do so, use the same testbench wizard as before. The only difference, is in the last window, select the Generate check box. The Testbench folder will now contain three

files:

- Counter\_TB.vhd
- Counter\_TB\_runtest.do
- Counter\_TB\_tim\_cfg.vhd





## **Timing Simulation (cont.)**

- The Timing Simulation can be performed after the synthesis and Place&Route processes are finished. They can generate a VHDL netlist file for the timing simulation.
- To enable the timing simulation, change the contents of the timing configuration testbench to reflect the name of the VHDL netlist.

```
configuration TIMING_FOR_counter of counter tb is
         for TB ARCHITECTURE
25
             for UUT : counter
26
     -- The user should replace :
     -- ENTITY NAME with an entity name from a backannotated VHDL file,
                    with an architecture name from a backannotated VHDL file,
30
     -- and uncomment the line below
31
                 use entity work. ENTITY NAME (ARCH NAME);
32
             end for:
         end for:
     end TIMING FOR counter;
```

 You only need to uncomment the use line and change the architecture and entity names accordingly.



#### **Timing Simulation (cont.)**

- The Counter\_TB\_runtest.do requires some modifications to run the timing simulation.
- Uncomment the last three lines in the file and move them to the top of the file.
- Comment the three lines beneath those lines.
- Replace <backannotated\_VHDL\_file\_name> with the timing netlist file name.

```
SetActiveLib -work

comp -include "$DSN\src\counter.vhd"

comp -include "$DSN\src\TestBench\counter_TB.vhd"

asim TESTBENCH_FOR_counter

wave

wave -noreg CLK

wave -noreg RESET

wave -noreg Q

run 300.00 ns

# The following lines can be used for timing simulation

# acom <backannotated_vhdl_file_name>

# comp -include "$DSN\src\TestBench\counter_TB_tim_cfg.vhd"

# asim TIMING_FOR_counter
```


```
# The following lines can be used for timing simulation
acom <br/>backannotated_vhdl_file_name>
comp -include "$DSN\src\TestBench\counter_TB_tim_cfg.vhd"
asim TIMING_FOR_counter
# comp -include "$DSN\src\counter.vhd"
# comp -include "$DSN\src\TestBench\counter_TB.vhd"
# comp -include "$DSN\src\TestBench\counter_TB.vhd"
# asim TESTBENCH_FOR_counter
wave
wave
vave -noreg CLK
vave -noreg RESET
wave -noreg Q
run 300.00 ns
```



#### **WAVES Testbench**

- The WAVES-based testbench simultaneously drives the inputs and compares the output response with a previously saved pattern.
- During simulation, the test vectors (stimulus and output response) are taken from the test vector file (\*.VEC).
- The Test Bench Generator Wizard generates the test vector file (\*.VEC) from a waveform file (\*.AWC) created using the Waveform Editor.
- Typically, a WAVES testbench is used to create a testbench during the design stage and during design development.
- The second possibility is to use WAVES testbenches to compare timing and functional simulation results.
- The WAVES testbench is compliant with the IEEE Standard and can also be used in the electrical test environment.


- Select the Counter architecture and Single Process
- In the next window, check the Test Vectors from file option and browse for the file of the previously generated waveform.
- Continue through the wizard accepting the default options
- Check the Generate box and click Finish.






- The testbench wizard created a WAVES folder containing:
  - Counter\_TB\_pins.vhd-package contains declaration of enumerated type with the UUT ports names
  - Counter\_TB\_declaration.vhd-package contains declaration of all used in testbench constants and types
  - Counter\_TB\_header-TEXT header file contains the main information about WAVES testbench files and objects
  - waves\_objects.vhd-standard WAVES package
  - monitor\_utilities.vhd-package contains procedures for monitoring and comparison the UUT outputs
  - waves\_generator.vhd-package contains procedure for reading test vectors from the file and generating stimulus and output patterns
  - simulation.vec-file with test vectors
  - Counter\_TB.vhd-top level testbench entity
  - Counter\_TB\_tim\_cfg.vhd-top level testbench configuration for timing simulation
  - Counter\_TB\_runtest.do-macro for running compilation files, initialization of simulation, waveform creation and simulation of the whole testbench

- Files with the icon are not generated by the wizard. These files are constant and remain the same for each WAVES testbench.
- The rest of the files are specific to the design. The two most important are:
- \*\_declaration.vhd
  - The user can change some objects' declaration important for simulation
- \*\_runtest.do
  - The simulation macro can be customized by the user



 To simulate the design with a WAVES testbench, run the Counter\_TB\_runtest.do macro file. The simulation will look as follows:





- The WAVES testbench compares the output response with a previously saved pattern within the 'comparison window'
- Default size of this window is only 1 ps narrower than the test vector step time.
- To display simulation results you can use the Zoom to fit toolbar button.

