

Design Profiler

**Learn how to generate profiler report and
how to read it**

The ALDEC logo is positioned in the bottom right corner. It features the word "ALDEC" in a bold, blue, sans-serif font. The text is superimposed on a circular graphic that resembles a globe or a sphere, with a blue gradient and a white highlight on the right side. The background of the slide is white with a faint, repeating pattern of binary code (0s and 1s) and a header bar at the top containing hexadecimal-like characters (A3, 08, 93, F2, 20).


Design Profiler

- **Design Profiler** is a tool integrated within Active-HDL
- The **Design Profiler** provides insight into how the CPU is utilized during simulation. When the simulation is running, the profiling engine counts CPU ticks for each HDL statement. Profiling data is used to identify design units or code sections that put the greatest strain on the simulator




Enabling Design Profiler

- To enable Design Profiler you have to:
- Open the **Design Settings** window from the **Design** menu
- Select the **Coverage/Profiler** category
- Check the **Profiler** option



Enabling Design Profiler (Cont.)

- Now click on the **Profiler** category from the list
- Select the **output file folder** where you want profiler data to be saved
- Press OK button



Enabling Design Profiler (Cont.)

- When a design simulation is initialized by a DO-macro file and you would like to use Design Profiler, you have to initialize simulation with following options:

```
asim -profiler -tbp_dest $DSN/profiler count
```


- This will enable Design Profiler data gathering in default mode i.e. information will be collected for each unit.

```
asim -profiler -profiler_hierarchy -tbp_dest $DSN/profiler count
```


Note: Refer to **Help** documentation for more details on **asim** command usage


Invoking Design Profiler Viewer

- When your simulation is finished, you can run the **Design Profiler Viewer** from the **Tools** menu
- All data gathered by Design Profiler can be presented in a graphical or textual form in the **Design Profiler Viewer** window




Design Profiler Viewer

- To load the Design Profiler data collected during simulation run:
- Select **Open...** from the **File** menu or use button  in the main toolbar.
- Find **profiler.tbp** file. It should have been created in previously specified path.



Design Profiler Viewer (Cont.)

- There are two panels in the Design Profiler Viewer window:
- **Hierarchy** pane - displays the hierarchical structure of the design
- **Source Code /Details** pane



Hierarchy Window

- The Hierarchy tab is divided into several columns:
 - ♦ **Hierarchy:** Shows an expandable tree with the design structure
 - ♦ **CPU Ticks:** Shows the number of CPU ticks that were required during simulation to execute the code for the object highlighted in the hierarchy tree
 - ♦ **Share [%]:** Shows the share in the total simulation time for the object highlighted in the hierarchy tree
 - ♦ **Time [us]:** Shows time in microseconds that was required during simulation to execute the code for the object highlighted in the hierarchy tree

File Edit View Help


3093 MHz CPU

H	CPU Ticks	Share [%]	Time [us]	CPU Ticks with c...	Share wit...	Time with chil...
✓ CPU ticks	0	0.00	0.00	2 467 915 738	100.00	797 903.
✓ Share [%]	656 685 100	26.61	212 313.32	2 467 915 738	100.00	797 903.
✓ Time [us]	656 685 100	26.61	212 313.32	656 685 100	26.61	212 313.
✓ CPU ticks with children	64 902 545	2.63	20 983.69	64 902 545	2.63	20 983.
✓ Share with children [%]	231 541 137	9.38	74 859.73	231 541 137	9.38	74 859.
✓ Time with children [us]	27 611 937	1.12	8 927.23	27 611 937	1.12	8 927.
U4 : profiler_exam...	203 929 200	8.26	65 932.49	203 929 200	8.26	65 932.
U3 : profiler_exam...	25 477 300	1.03	8 237.08	25 477 300	1.03	8 237.
U2 : profiler_exam...	91 172 079	3.69	29 476.91	91 172 079	3.69	29 476.
U1 : profiler_exam...	85 056 053	3.45	27 499.53	85 056 053	3.45	27 499.
	8 301 345	0.34	2 683.91	290 735 831	11.78	93 998.
	27 329 259	1.11	8 835.84	1 022 345 693	41.43	330 535.

Hierarchy Processes Units Processes Unused subprograms

Hierarchy Window (Cont.)

- **Processes Tab (Hierarchical)** shows data for individual processes in the design hierarchy
- **Units tab** in the left pane shows profiling statistics for all units used in the design, irrespective of their position in the hierarchy tree. If a given unit is instantiated more than once in the design, profiling data is merged for all instances of that unit





Processes	CPU Ticks	Share [%]	Time [us]
Write_Process	656 685 100	26. 61	212 313. 32
line_258	575 263 637	23. 31	185 988. 89
line_43	260 885 886	10. 57	84 347. 20
line_310	257 839 255	10. 45	83 362. 19
line_53	255 900 431	10. 37	82 735. 35
line_147	109 081 185	4. 42	35 267. 11
line_33	91 172 079	3. 69	29 476. 91
line_42	85 056 053	3. 45	27 499. 53
line_105	78 607 188	3. 19	25 414. 55
line_54	35 497 205	1. 44	11 476. 63
line_425	35 298 651	1. 43	11 412. 43
line_33	25 477 300	1. 03	8 237. 08
line_168	0	0. 00	0. 00
line_46	0	0. 00	0. 00

- **Processes Tab (Flat):** If the unit in which the process is defined is instantiated more than once in the design, profiling data is merged for all instances of the process
- The **Unused Subprograms tab** lists all subprograms that were not executed during the simulation process

Hierarchy Window (Cont.)

- You can select which data should be displayed using list-box  or  button in the **Main Tool Bar**



- Display settings allows you to configure and customize view of gathered data by Design Profiler
- Display settings allows you to configure and customize view of gathered data by Design Profiler

Source Code Tab

- The source code of unit or process selected in **Hierarchy** pane is displayed in the **Source** tab
- Executed statements are displayed in red color. The number of CPU ticks is also shown to the left of corresponding line
- Statements that were not executed at all are shown in blue
- Non-executable lines or lines are displayed against a gray background

Non-executable lines

Non-executed Statements

Line	CPU ticks	Source
39	None	architecture counter_arch of counter is
40	None	signal TEMP_Q : std_logic_vector(5 downto 0);
41	None	begin
42	None	process CLK)
43	6 712 073	begin
44	None	if rising_edge CLK) then
45	7 811 188	if CLR = 1 then
46	3 209 388	TEMP_Q <= (others => '0');
47	0	else
48	None	TEMP_Q <= TEMP_Q + 1;
49	3 790 415	end if;
50	3 617 290	end if;
51	7 195 417	end process;
52	8 230 357	Q <= TEMP_Q;
53	None	end architecture;
54	7 844 250*	
55	None	
56	None	
57	None	


CPU Ticks

Executed Statements

Filter : OFF



Details Tab

- The **Details** tab shows pie charts with profiling statistics.
- The display on the **Details** tab is synchronized with the left pane of the Profiler Viewer. Selecting a unit or a process on the **Hierarchy**, **Processes**, or **Units** tab brings up the appropriate chart.
- The first chart (**Results for selected item**) shows statistics that do not account for objects nested further down in the hierarchy tree.
- The second chart (**Results for selected item and all its children**) is based on statistics that include nested objects. Accordingly, the time share for the top-level unit is 100%



Design Profiler Report

- The Design Profiler provides also possibility to generate a custom report file from gathered data.
- Using Profiler Report settings, you can easily choose interesting data which should be put into the report file.




Design Profiler Example

Design Name: Profiler_example

The ALDEC logo is positioned in the bottom right corner. It features the word "ALDEC" in a bold, blue, sans-serif font. The text is superimposed on a circular graphic that resembles a globe or a sphere, with a blue gradient and a white highlight on the right side. The background of the slide is white with a faint, repeating pattern of binary code (0s and 1s) and a header bar at the top containing hexadecimal-like characters (A3, 08, 93, F2, 2D, A3, 08, 93, E8, 2D, 93, F2, A3, 08, E8, 93, F2, 2D).


Preview

- Project functionality is based on modulator sample installed with Active-HDL. The top level –modulator contains two sine generators (oscillator + counter + main sine generator) and multiplier module generated by IP Core Generator.




Design Contents

- Design includes four architectures of Modulator entity top-level and four configurations to invoke simulation with proper architecture. The IP_CORE subfolder contains units generated by **IP Core Generator**.
- Additionally, for each example a macro file has been provided. This way, to verify each case you have to invoke the proper macro.




Modulator Architecture

- In this case as a multiplier module a fully synthesizable unit containing muxes and adders has been used. After execution “runme_0.do” macro you can see that this component and its subcomponents takes over 82% of simulation execution time





Modulator_1 Architecture

- To provide better performance the multiplier unit has been replaced by multiplier_01. The new unit has the same functionality but its architecture is much simpler: " $Q \leq A * B$ ".
- If you execute the "runme_1.do" macro you can easily find difference: the CPU usage for multiplier unit has been drastically decreased -about 16 times!




Modulator_2 Architecture

- The “Modulator_2” architecture includes additional process. This process writes all simulation results to text file. After execution the “runme_2.do” macro you can find that new process takes 62% of entire CPU time.



Modulator_3 Architecture

- The Write_Process has been optimized on “modulator_3” architecture. The sensitivity list has been reduced to the only one signal: “Q_int”. After execution “runme_3.do” you can verify the optimization effect.



```

Write_Process :
process (Q_int)
file results: TEXT open WRITE_MODE is "results.txt";
variable L_OUT : LINE;      -- pointer to string
begin

```

