ModelSim Product Comparison			
	ModelSim PE	ModelSim DE	ModelSim SE
Feature	Block/Small System Simulation,	Block/Small System Simulation,	Large Block/System Simulation,
	Windows	Windows/Linux	All Platforms
General	111111111111		
icensing - Floating License	Option	Option	
anguage Neutral License			Option
ASIC Sign-Off			
HDL Editor	•	•	
Integrated Project Manager	<u> </u>	<u> </u>	_
Source Code Templates and Wizards	■	<u>■</u>	■ ■
Platform-Independent Compiled Database Native-Compiled Architecture	• •	<u>■</u>	- -
Incremental Compilation	■ ■	•	- -
32/64-Bit Cross-Compatability	-	-	<u> </u>
Languages			_
VHDL	•	•	
Verilog		•	_ _
VHDL Plus Verilog Dual Language	Option	Option	Option
Verilog 2001, 2005	•	•	■ ■
SystemVerilog Design	-	•	
SystemVerilog and PSL IEEE 1850 Assertions		•	
SystemC 2.2	Option	Option	Option
Analog/Mixed Signal (Questa AMS Product)			Option
Verilog PLI/VPI		•	•
SystemVerilog Direct Programming Interface	•	•	•
VHDL FLI			
Debug			
Interactive Debug	•	•	
Post-Simulation Debug			
Enhanced Dataflow Window	Option	•	
Source Annotation	Option ¹	•	
Hyperlinked Navigation	•	•	•
Assertion Thread Debug		•	
Advanced FSM Debug			
C Debugger	Option ²	Option ²	
Memory Window	•		
Extra Standalone Viewer	Option	Option	Option
Multiple Waveform Windows			•
Waveform Compare	Option	•	2
Transaction Viewing (SystemC)	Option ²	Option ²	Option ²
JobSpy	_		.
SignalSpy	•	•	<u> </u>
User-Customizable GUI (via Tk)	<u> </u>	<u>_</u>	<u> </u>
Cross Referencing between Windows	•	•	•
Coverage Code Coverage (with Toggle Coverage)	Option	_	•
	■ ⁴	 	_
Unified Coverage DataBase (UCDB)	<u> </u>	-	_
Coverage Viewer		•	
Test Ranking	4	•	
HTML Reporting	- 4	•	•
Simulation		_	_
Single-Kernel Simulation Engine	•	•	<u> </u>
Verilog RTL & Gate Performance Optimizations	1		■
VHDL RTL & VITAL Performance Optimizations	Ontion	Ontion	• •
Performance and Memory Profiler	Option	Option	-
Separate Elaboration Waveform Management Tool Set	•	•	•
VCD and Extended VCD Support	<u> </u>	-	•
VCD Re-Simulation	<u> </u>	<u> </u>	<u> </u>
Batch Mode Simulation	-	<u>-</u>	<u>-</u>
Integrated Sim Farm Support (via JobSpy)	-	-	<u>-</u>
Interactive Simulation	•	•	- -
Black Box Regression Suite Throughput			-
Checkpoint & Restore			■
VHDL 2008 Encryption	•	•	•
Verilog 2005 Encryption	•	•	•
SWIFT Interface / SmartModels	Option	Option	•
SecureIP	Option ³	•	•
Synopsys Hardware Modeler Support	<u> </u>		
Platform Support			
32-Bit OS Support	Windows XP/Vista	Windows XP/Vista/Linux	Linux, Solaris, Window XP/Vista
64-Bit OS Support			Linux x86-64, Solaris 6
1 - Included in Enhanced Dataflow Option	I	1	

^{1 -} Included in Enhanced Dataflow Option

^{2 -} Included in SystemC Option

^{3 -} Option for use with VHDL

^{4 -} Data generated with code coverage option