

Stratix 10 SoC FPGA Development Kit Board


PAGE	DESCRIPTION	PAGE	DESCRIPTION
1	Title, Notes, Rev. History	44	PDN Diagram
2	Block Diagram	45	Power Sequence
3	Reset & Reconfiguration_CLK	46	MAX10 PWR Manager 1
4	JTAG BLOCK Diagram	47	MAX10 PWR Manager 2
5	Clock Block Diagram	48	MAINSwitch_12V_DC_12V
6	I2C BUS Block Diagram	49	12Vto5V
7	On Board USB BLASTER II 1	50	M12Vto3V3
8	On Board USB BLASTER II 2	51	3V3to2V5
9	PCle x16 Connector	52	3V3to1V8
10	10/100/1000 SGMII PHYA	53	S10switch 12V 3V3
11	10/100/1000 SGMII PHYB	54	240ACore Contrller
12	SDI Transmit/Receive	55	240ACore_Contriler 240ACore Phase2
13	S10 XCVR Banks - 4C/D/E/F	56	240ACore_Phase2 240ACore Phase3
14	SFP+ Port A		2.4V, 1.8Vand VTT Power
15		57 58	VCCERAM&HPScore
	HDMI (VIDEO ONLY) QSFP28 Interface 0&MXP	58	5.5
16			VCCPT&VCCT
17	QSFP28 Interface 1	60	3.3Vto1V2
18	S10 XCVR Banks - 4K/L/M/N	61	3V3toHILOHPSVDD
19	FMC Port A	62	VCCR
20	S10 XCVR Banks - 1C/D/E/F	63	S10 PWR
21	S10 Banks - 2 A/B/C	64	S10 GND
22	S10 Banks - 3 A/B/C	65	Decoupling 1
23	FMC Port B	66	Decoupling 2
24	S10 XCVR Banks - 1K/L/M/N	67	FMCSwitch_3V3
25	S10 Banks - 2 F/L/M/N	68	2V5_1V8Switch
26	HPS HILO 72-bit	69	3V3IOSwitch
27	72-Bit Dual Rank SODIMM1	70	3V3_1V8Discharge Load
28	S10 Banks - 3 I/J/L/K	71	DC3V3currentsensors
29	S10 Banks - CFG & XCVR IO	72	
30	S10 Banks - HPS IO-48 CON	73	
31	User IO	74	
32	FPGA Mem Ref clock	75	
33	HILO 72-bit	76	
34	XCVR REF Clocks	77	
35	Videoclockgenerator	78	
36	CLOCK CLEANER	79	
37	DB9RS232	80	
38	I2C_MUX	81	
39	SystemMAX10 1	82	
40	Flash Memory	83	
41	System MAX10 2	84	
42	System MAX10 3	85	
43	System MAX10 4	86	


REV	DATE	PAGES	DESCRIPTION
0.1		All	INITIAL REVISION A RELEASE
A.0 rele	ase	All	Power/SI/Mechanical Test Board Release
A.1 release		25	Add FGPA dedicated I2C port to Optical Module
		21,22	Move signal FALAP17 to FPGA clock input pin
		7	Add Header to select USB blaster code
		25	Move signal FBLAP17 to FPGA clock input pin
		28	SWAP byte assignment of FGPA DDR ports.
		15	C185 to 1uf
		35	R851 value is changed to 17.4K. Wrong connection of C1614
		27	Change C249 decoupling to VDD
			Add more Power test pins
		28	Change Memory IO connection for I J K L
		10,11	Sepearte case gnd and signa gnd
		10,11	Change R63, R87 to 4.7K
		12	Update U13 Symbol
		15	ADD U18 I2C Address
		21	Fix Signal PN connections
		22	Fix Signal PN connections, add dedicated I2C ports for clock cleaner and QSFP+ ports
		25	Add dedicated I2C ports for Video and SFP ports
		30	Change JTAG_RESET to DC Power good
		31	Add pull down resistor
		36	Change AC coupling cap from 4.7uf to 0.1uf
		42	Fix Signal PN connections. Change J56 from 2-pin to 3-pin
		46	Short A-GND to Signal GND














Stratix 10 Dev Kit I2C bus Connection A10_2LI2C ADC LTC2497 Clock LTSDA-SI5341 (Current of DC) Address= Address= P.1110100 FPGA10_H P,0010100, FPGA_ I2C 12C1 SEEPROM RTC TEMP -Bus 1 MMICOS 24LC32A DS1339C MAX1619 12C3/ FPGA_I2C Address-LEVEL Address= P.1010001 P,1101000, b' 1001 100' b'1010101' LEVEL **EXTBBus** B'0011101' Shift Shift FXM A2102 FXM A2102 FMC+A UMX UMX PCIE Slot **≪EXTABus** EXTABus▶ FMC+B slat slot Address = Address= Address= 2V5 12C b'???' B'???' b'???' Bus LEVEL Clock Clock ClockBus Shift Clock SI5338 \$15338 BUS1-FXM A2102 \$15338 Generator EMI Clock 51012CEN UMX Address= Address = Address= S10I2CEN_FPGA b'1110011 b'1110000' b'1110001 A10 PMBUSDIF LEVEL LEVEL LTM4676A LTM4677 Shift Power Shift 3.3V PMBUS VCCERAM/ PMBUS PMBUS PMBUS FXM A2102 FXM A2102 Management SystemMax 10 output CON HPS_core UMX LT C3884 UMX U43 Address = Address= Address= VID V b'1001110' b'0100111' P.1000010 **PMBUS** PMBUS LTM4677 S10_VID LTM4677 VCCPT/ VCCR VCCT Address= Address= 6'1000011 6'1000110 S10PMBUSEN-SFP+A FPGA_ FPGA Enabled by LM K05028 Cleaner_12 -ClockBus--SFPA 12C B SFPA_I2C SFP+_en C Address= Address= b'1010000 ь'1011000' ZQSFP+1 ZQSFP+B Enabled by FPGA FPGA_ Enabled by ■-VIDEO_I2C_B-I> LM H1983 HDMI TX-PI3HDX1204BI ZQSFP_I2C_B «ZQSFP_I2C_B» MODSEL1 VIDEO_I2C ZQSFP_I2C MODSEL1 Address= Address= Address= Address= b'1100101' b'1010000' P, 10 10 0000 b'1110011' Intel Corporation,101 innovation Dr, San Jose, CA 95134 Stratix 10 SoC FPGA Development Kit Board Copyright (c) 2014, Intel Corporation. All Rights Reserved. Document Number 150-0321319 (6XX-44468R) Tuesday, May 09, 2017







PCI Express GEN3 X 16 Connector





75-ohm to 100-ohm XCVR traces.





















3

5











Stratix 10 XCVR Banks - 1C/D/E/F







Stratix 10 Banks 2 A/B/C













Stratix 10 XCVR Banks - 1K/L/M/N



































FPGA Transceiver reference Clocks


















Flash Memory

For Avalon Stream x16 Configuration







- When using a single x16 flash device a word consists of 16 data bits so addressing starts with FM_A1 mapped to address bit 1 in software.




System MAX10 Controller 2













Stratix 10 SOC DEV KIT PDN Diagram Slew rate < 3V/ms PCIE_12V MAX 10 FMCA_12V Sequencer Slew rate < 3V/ms FMCB_12V 12V_Power_Adapter LTM4676 10V LTM4677 LTM4677 LTC3884 +2x Slew rate < 1V/ms 5A 36A 36A 26A threshold 36A 3874 240A PCIE_3V3 PD2.5V EN63A0QI Slew rate < 1V/ms EN6337Q) LT_3V3 USB2_1V8 FMB_3V3 FMCA_3V3 FMA_3V3 FMB_3V3 10_2V5 0.90V 0.90V FMCB_1V8 FMCA_1V8 1.12V 1.12V 0/85 \$10_Main_3V3 3.3V_10 _Dicharg 10_3/3 HILO VDDQ 12A 8A EXT1V5 Filter VII ACCUT SDW VCG0 2C VCG02A VCG03A VCG03A VCG03C VCG03C усан_ехвг усан_ехвг ACCL_EXBL VCCT VCCH_GXBR ACC. Intel Corporation,101 innovation Dr, San Jose, CA 95134 Stratix 10 SoC FPGA Development Kit Board Copyright (c) 2014, Intel Corporation. All Rights Reserved. Document Number 150-0321319 (6XX-44468R) Tuesday, May 09, 2017







Copyright (c) 2015, Altera Corporation. All Rights Reserved.


Altera Corporation, 301, Bibo Rd #888, Shanghai, China, 201203







12V to 5V Power Supply





Intel Corporation,101 innovation Dr, San Jose, CA 95134

Title Stratix 10 SoC FPGA Development Kit Board

 Copyright (c) 2014, Intel Corporation. All Rights Reserved.

 Size
 Document Number

 Custom
 150-0321319
 (6XX-44468R)

 Date:
 Tuesday, May 09, 2017
 Sheet
 49
 of
 71

