

5.1

Wearable Algorithms: An Overview of a Truly Multi-Disciplinary Problem

*Guangwei Chen, Esther Rodriguez-Villegas, and
Alexander J. Casson*

Imperial College, London, UK

1. INTRODUCTION

Wearable sensors are quickly emerging as next-generation devices for the ubiquitous monitoring of the human body. Illustrated in [Figure 1](#), these are highly miniaturized sensor nodes that connect to the body and record one (or potentially more) physiological parameters before wirelessly transmitting the recorded signals to a base station such as a smartphone, PC, or other computer installation.

For end users there are a number of features that successful wearable sensors must include: it is essential that they are easy-to-use, socially acceptable, and long lasting. The power consumption of the sensor node is a critical factor in realizing all of these features as the current draw of the sensor sets the physical size of the battery required, which determines the device size and operating lifetime, which in turn affects the ease of use.

To illustrate current trends, [Table 1](#) shows the 2013 performance of ten state-of-the-art wearable units for monitoring the human EEG (electroencephalogram [1]). It can be seen that a number of high-quality, highly miniaturized units are now available commercially and that these can easily offer over 8 hours of recording time. Twenty-four hour recording periods are starting to be offered by research stage units. This level of power performance is likely sufficient for performing any one EEG recording experiment.

However, the power level still falls far short of creating simple *pick up and use* devices. Substantial improvements in system power consumptions are required to realize units that




FIGURE 1 Wearable sensor nodes connect the biological world to the electronic world and consist of an interface/electrode(s), amplification and signal conditioning, and wireless transmission of the collected physiological data. Adding online signal processing has a critical role in realizing next-generation devices that have increased functionality and longer operational lifetimes.

can be reliably re-used session after session without having to worry that the device will stop working due to the battery. This is a major source of frustration for users, and limited battery life is the major obstacle to the widespread deployment of wearable sensor systems today. Strategies for maximizing the operational lifetime in next-generation devices are therefore essential.

This chapter will explore how low-power signal analysis algorithms can be integrated into wearable sensors in order to improve the operational lifetime. We will demonstrate that while there are many examples of low-power electronics available in the literature, and similarly many examples of automated processing algorithms, creating successful algorithms for use in a wearable device is not a matter of just connecting the two together. Instead, new *wearable algorithms* are emerging at the interface of these disciplines, and these rely on the close fusion of the application requirements, the sensor node design, the signal-processing design, and the electronic design in order to realize the lowest possible levels of power consumption and to maximize the battery lifetime.

Our objective is to provide practical insights into the creation of these new algorithms. In [section 2](#) we consider the detailed power performance of a current sensor node based on Texas Instrument's popular MSP430 processing chip [14]. This study allows us to demonstrate the design trade-offs present, and the benefits of on-sensor node signal processing in terms of both maximizing operational lifetime and in increasing the range of battery technologies that are suitable for use with a particular sensor. Based on this, in [section 3](#) we consider the theory behind wearable algorithms and establish the key objectives that successful algorithms and hardware implementations must meet. This allows us to explore current and emerging techniques for realizing wearable algorithms using very low-power consumption dedicated circuitry in [Section 4](#). We conclude by summarizing the 2013 state-of-the-art and motivate future developments as we move towards realizing truly wearable algorithms for our wearable sensor nodes.

TABLE 1 Approximate specifications of 2013 state-of-the-art low channel count EEG systems for wearable brainwave monitoring. Many devices come in different models and configurations; only one potential configuration is reported here. Physical sizes are as given by the manufacturer and are not directly comparable: some are for the recorder unit alone while others are for the complete recorder plus electrodes system.

[illegible]

2. WHY DO WEARABLE SENSORS NEED ALGORITHMS?

We begin by investigating the practical challenges in the design of miniature wearable devices that use standard off-the-shelf components. Our goal is to minimize the device volume and maximize the device-operating lifetime, while under the constraint of having restricted hardware resources available. We will see how this motivates the use of online, real-time, signal processing as part of the device design and in turn, in [section 3](#), how this leads to wearable algorithms.

The key to the success of a wearable device is the minimization of its size and weight as these directly affect the device's discreteness and comfort. As surface mount components are nowadays small compared to batteries, leaving aside the application-specific interface/electrode(s), the size of the batteries dominates the overall volume of the sensor node. The essential starting point in node design is therefore a consideration of suitable battery technologies, sizes, and performances ([section 2.1](#)). We can then consider the hardware platform used to collect the physiological data ([section 2.2](#)) and the wireless transmitter used ([section 2.3](#)). The design decisions made at this stage have a large impact on the node operating lifetime, and the presence of any online signal processing, as we will see in a practical design example ([section 2.4](#)).

2.1 Battery Selection

To guide our investigation, [Table 2](#) summarizes the specifications of four off-the-shelf primary batteries from three different size groups that are potentially suitable for powering wearable sensor nodes. This shows five battery specifications that are critical to consider for low-power wireless design. The physical size, which as discussed above dominates the device volume, and the energy storage capacity, typically expressed in mA-hours, are the well-known parameters. However, all batteries also have an internal

TABLE 2 Specifications of four non-rechargeable disposable batteries potentially suitable for wearable sensor nodes with varying physical sizes and battery technologies. Three classes of battery size are considered: the cylindrical cell (CYC), button cell (BC), and coin cell (CC). (Rechargeable lithium polymer (LiPo) batteries can have higher energy densities than the chemistries listed here, but the minimum physical sizes available are also generally bigger.)

ID	Group	Name	Type	Nominal Voltage [V]	Max Continuous Current [mA]	Nominal Current [mA]	Nominal Capacity [mAh]	Size (Diameter × Height) [mm × mm]
B1	CYC	Xeno XL-050F (1/2 AA) [15]	LiSOCl ₂	3.5	50	1	1200	14.5 × 25.2
B2	BC	Duracell DA675 (Size 675) [16]	Zn(OH) ₄	1.4	16	2	600	11.6 × 5.4
B3	BC	Duracell DA13 (Size 13) [17]	Zn(OH) ₄	1.4	6	0.9	290	7.9 × 5.4
B4	CC	Renata CR2430 [18]	LiMnO ₂	3	4	0.5	285	24.5 × 3.0

resistance, and this means that the energy stored cannot be optimally discharged into all possible loads. This leads to further important battery parameters, which are discussed below.

2.1.1 Supplied Voltage

Firstly, the supplied battery voltage must meet the operation requirements of the electronic circuitry used in the wearable device. Importantly, the supplied voltage is not the same as the battery nominal voltage as there will be an internal voltage drop in the battery due to the internal resistance, and this drop will vary depending on the current draw. Most off-the-shelf low-power microcontrollers and transceivers today require somewhere between 1.8 V and 3.6 V, and batteries that supply a voltage outside this range must be used with a DC-to-DC voltage converter or stacked in series to increase the delivered voltage. However, these techniques reduce the battery lifetime due to either the extra power consumption from the additional circuitry or due to the increased internal impedance.

2.1.2 Maximum Continuous Current

Secondly, the maximum continuous current (also referred to as the maximum average current supply), $I_{\text{avg(max)}}$, limits the average current draw from the battery. In theory, a 200 mAh battery can provide 1 mA for 200 hours, or 200 mA for 1 hour. In practice, each battery actually has a maximum supported current draw and if more current than this is drawn the effective capacity will not be the full 200 mAh reported value. The average current required by the system must be smaller than the corresponding $I_{\text{avg(max)}}$ for the specific battery. Otherwise, more than one battery will have to be used in parallel, possibly together with diodes to prevent any non-rechargeable batteries from inadvertently charging. Again, the battery must be able to provide this current without a significant drop in its voltage supply because of the internal impedance.

2.1.3 Maximum Pulse Current Capability

Thirdly, for short periods a battery can provide more than $I_{\text{avg(max)}}$, up to a maximum pulse value $I_{\text{pulse(max)}}$. $I_{\text{pulse(max)}}$ must be large enough to guarantee that variations in the supply voltage, which will drop if the current consumption increases, will not exceed the operating range of any circuit in the wearable sensor. The value of $I_{\text{pulse(max)}}$ is a function of how long the pulse must be provided (the hold time); [Figure 2](#) shows typical maximum values of pulse current with various pulse widths for the batteries listed in [Table 2](#). There is a clear decrease in the maximum pulse current that can be provided as the duration of the required pulse increases. This is of particular importance when selecting the radio transceiver block and protocol as this generally determines both the peak current draw and how long it is required for.

2.1.4 Effective Capacity and Lifetime

Combining the above effects allows the effective battery capacity (C_{eff}) to be found. This is a critical parameter for long-term monitoring applications and it will generally be smaller than the nominal battery capacity, unless the system average current consumption (I_{sys}) matches the manufacturer's recommended value (also referred to as the nominal




FIGURE 2 Measured discharge characteristics of the small-size batteries from Table 2. Zinc-air batteries are tested in a combination of two in series with no air management. 2.1 V is considered as the discharge voltage. Left: Battery maximum supported pulse current vs. pulse hold time. Right: Battery lifetime vs. average current consumption.

current or the standard discharge current). The value of C_{eff} is hence a function of I_{sys} and it will be lower than its nominal value when I_{sys} is larger than the nominal current.

Based on this, in order for a certain battery to be a viable option for a specific system it must meet the system requirements not only in terms of size and supply voltage, but also in terms of the average and maximum dynamic currents that the system needs to operate. Once the necessary conditions are met the lifetime of the battery, $LT(I_{sys})$, can be determined as

$$LT(I_{sys}) = \frac{C_{eff}(I_{sys})}{I_{sys}} \quad (1)$$

Figure 2 also shows a plot of the measured battery lifetime $LT(I_{sys})$ versus the average current consumption I_{sys} for our battery examples. From this it is clear how, although the CYC battery used requires more volume, it also provides much better performance in all other aspects. Comparatively the zinc-air BC batteries have similar performance only if the effective average current drain is higher than 1 mA. This is due to their high self-discharge characteristic when exposed to air, and for applications with ultra-low effective power consumption (i.e., $I_{sys} < 1\text{mA}$) zinc-air batteries should be used with air management so that only a limited (but necessary) amount of air goes into the batteries. Alternatively, in cases when the continuous current is not a limiting factor, the CC battery may be preferable since it has a superior combined performance in terms of self-discharge rate and pulse current capability.

2.2 Hardware Platform

The hardware platform in a wearable sensor node is responsible for collecting the physiological data (data acquisition) and for packaging and passing this data to the wireless transmitter. It must also control the transmitter operation (wireless transmission control), and there are a number of design factors that need to be studied.

2.2.1 Data Acquisition

As shown in Figure 1, a general wearable sensor may contain signal conditioning circuitry (typically an amplifier and an analog-to-digital converter (ADC)), and some optional signal-processing blocks to reduce the amount of data for wireless transmission. In the signal-conditioning block there is at least one anti-aliasing filter that restricts the bandwidth of the input signal before passing it to the ADC. For wearable applications seeking to minimize size, the anti-aliasing filter may be realized as a first-order RC low-pass filter. This is a physically very small circuit, but its use will come at the cost of requiring a higher ADC sampling frequency to ensure that the analog input signal is correctly represented in the digital domain. In turn, this implies that the amount of data passed through the system is increased, leading to an increase in power consumption due to the data multiplication. If desired, and as considered in section 2.4, downsampling of the data can be performed in the digital domain to obtain data compression. It is to avoid similar data multiplication that successive approximation register (SAR) ADCs tend to be preferred in wearable applications, rather than $\Sigma\text{-}\Delta$ ones, which are intrinsically based upon oversampling. In addition, SAR converters can operate with a lower peak dynamic current.

2.2.2 Wireless Transmission Controller

After acquisition, the physiological data is temporarily stored in a buffer and packetized to be sent to the wireless transmitter. During this process the controller decides on the structure of the transmission protocol, including the total size of a packet frame (L_{frame}) and the size of the packet header. Both limit the amount of physiological data (L_{data}) that can be carried in each over-the-air data packet and mean that the full over-the-air rate available to the wireless transmitter cannot be used to transmit useful physiological data. The utilization of the protocol (η_{protocol}) for the data can be expressed as

$$\eta_{\text{protocol}} = \frac{L_{\text{data}}}{L_{\text{frame}} + T_{\text{latency}} \cdot R_{\text{air}}} \quad (2)$$

where R_{air} is the over-the-air data rate and T_{latency} is the total latency introduced by the data acquisition, packet packaging, and transceiver interfacing.

Note that although longer packet sizes increase the data throughput and relieve the communication overhead, they also increase the transmission time, exponentially increasing the risk of interruption from undesired radio frequency (RF) interferences. This error rate will be explored in more detail below. Further, to avoid extra transceiver control complexity and overhead, the length of each data packet should be designed to match the size of the buffer present in the transceiver being used. This prevents the buffer from overflowing, and here we consider using this optimal packet size only.

2.3 Wireless Transmitter

Finally, the packetized physiological data is passed to the wireless transmitter, which sends it out to the sensor node base station. There are three factors that dominate the power consumption at this stage: the quality of the packet transmission, the hardware overhead, and the over-the-air data rate.

2.3.1 Quality of the Packet Transmission

Unstable transmission quality can cause unnecessary retransmission overhead or even packet loss. The successful transmission rate (η_{tx}) for one packet can be calculated as

$$\eta_{tx} = (1 - PER) \cdot \varphi_{QOL} = (1 - BER)^N \cdot \varphi_{QOL} \quad (3)$$

where PER is the packet error rate, BER is the bit error rate, N is the bit length of a packet, and φ_{QOL} , the quality of link (QOL) factor, which estimates the probability of the RF channel being clear throughout the transmission process. It decays with longer transmission times.

From (3) it can be seen how a long packet size is not advisable. Also, the QOL of radio transceivers is affected by the transmission range and the transmission power. Long transmission ranges decrease the strength of the RF signal and hence lower the QOL. Generally, the transmission RF power can be tuned to trade-off QOL and power consumption.

In addition to this, to compensate for the BER and improve the link quality, chip manufacturers have introduced different features into transceivers so as to strengthen their error tolerance capability. Forward error correction (FEC) and automatic acknowledgement (auto-ack) are two examples that will be used in the test cases considered below. However, the use of these can come with extra cost, the largest one being FEC, which sacrifices half of the available bandwidth to create redundancy.

2.3.2 Hardware Overhead

In order to allow the wireless transmitter and receiver to recognize each other, and to synchronize, the transceiver appends a preamble signal (with size $L_{preamble}$) and its own transmission identification data (with size L_{txid}) to the front of every packet automatically. Once the packet reaches the receiver these extra bits are examined and removed by the packet-handling hardware. Again, this results in not all of the over-the-air data rate being available for useful data transmission. The hardware efficiency η_{hw} is a key factor in this and can be calculated as

$$\eta_{hw} = \frac{L_{data}}{L_{frame} + L_{preamble} + L_{txid} + (T_{cal} + T_{switch}) \cdot R_{air}} \quad (4)$$

where the last term in the denominator accounts for a certain overhead generated by the time required to calibrate the PLL module of the RF synthesizer before transmission: T_{cal} is necessary in battery powered systems in order to avoid the frequency drift caused by variations in the supply voltage, and T_{switch} is the time taken by the transitions between different low-power states.

2.3.3 Air Data Rate vs. Effective Data Rate

Given all of these factors the effective data transmission rate can be calculated, and this must be sufficient for the wanted application. Moreover, for the same amount of data, the faster the data rate the lower the effective power consumption as the transmitter can be turned off for more of the time. However, the overheads discussed in previous sections

decrease the effective data rate and must not be ignored in power management. The effective bandwidth (R_{eff}) of the transmission process can be estimated as

$$R_{eff} = \eta_{protocol} \cdot \eta_{tx} \cdot \eta_{hw} \cdot R_{air} \quad (5)$$

2.4 Practical Example and the Impact of Data Compression

We now take the design constraints from [sections 2.1, 2.2, and 2.3](#) and apply them to a real sensor platform to demonstrate how they impact the node design and performance. Further, we also demonstrate the practical impact of on-sensor node signal processing for improving the operating lifetime. Our architecture is shown in [Figure 3](#), and is based upon the popular MSP430 microcontroller to be representative of many current sensor nodes.

2.4.1 Node Design

Our system has a single channel that starts at the high-pass filter, normally used to eliminate out-of-band low frequency components such as electrode drift. This is followed by an amplifier that conditions the normally very weak signals for the subsequent blocks, a low-pass anti-aliasing filter (first-order RC filter made using discrete surface mount components) and a 10-bit SAR ADC, which is part of the MSP430 chip (MSP430F2274).

Here, we investigate two variants on this basic system: one using a Texas Instruments CC2500 transceiver as the transmitter stage and one using a Nordic RF24L01 + transceiver. Both of these operate in the 2.4 GHz band and are connected to the MSP430 by the serial peripheral interface (SPI) with maximum 10 MHz and 8 MHz clocks, respectively. The CC2500 has an option to enable FEC, while the RF24L01 + provides hardware support for auto-ack.

We use Texas Instrument's SimpliciTI protocol stack with both transceivers, although it was originally designed for the CC2500 only. SimpliciTI is a low-power, lightweight wireless network protocol dedicated for battery-operated devices that require long battery life. From [\[19\]](#) the header of a non-encrypted SimpliciTI packet frame contains 96 bits. Because the RF24L01 + has half the buffer size of the CC2500 (256 bits), one field in the header is used to store the byte length of the user data, and this has been modified for the RF24L01 +. In the user data field we add a time stamp for the recording, 20 bits in length, to each packet as an additional header. Given the memory constraints of the used MSP430 the rest of the space in a packet allows the CC2500 to transmit 34 samples (340 bits),




FIGURE 3 Example MSP430-based wireless sensor node used in the design examples presented here. The platform can be contrasted with the general node architecture presented in [Figure 1](#). In our examples we use both a Texas Instruments CC2500 and a Nordic RF24L01 + as suitable low-power transmitter stages.

TABLE 3 Measured current consumption of the hardware platform and its constituent parts, excluding the wireless transmitter. Note that the CC2500 system has a 10 MHz clock while the RF24L01+ uses an 8 MHz clock.

Block	Peak Current [mA]	Duty Cycle	Effective Current [mA]
Sensor	0.27	100%	0.27
Amplifier	0.36	100%	0.36
10-bit SAR ADC	1.10	19.8% (45 μ s per sample)	0.22
Compression by downsampling (optional)	2.50 (CC2500 system)	57.5% (130 μ s per sample)	1.44
	2.10 (RF24L01 + system)	71.9% (163 μ s per sample)	1.51
Total	4.23 (CC2500 system)	–	2.29
	3.83 (RF24L01 + system)		2.36

whereas the RF24L01 + can transmit 18 samples (180 bits). In total, the packet size is 456 bits for the CC2500 and 294 bits for the RF24L01 + .

To maximize the data throughput, minimize latency, and allow the transmitters to be duty cycled to reduce the average power, the air data rates of the transceivers are set to their maximum values: 500 kbits/s for the CC2500 and 2 Mbits/s for the RF24L01 + . As recommended in [20], the preamble signal of the CC2500 is set to 96 bits. The RF24L01 + has 8 bits fixed preamble length [21] and both the CC2500 and RF24L01 + have extra identification data appended by hardware with lengths of 16 and 19 bits. Overall, assuming 100% of QOL, the effective data rate can be calculated from Eqs. (2) to (5) as 106 kbits/s and 338 kbits/s, respectively.

2.4.2 Optional Data Compression

To cover the physiological range we assume a bandwidth of up to 1 kHz. However, due to the use of a first-order passive RC anti-aliasing filter we sample at 4 kHz. Given this oversampling we again investigate two variants on the system: one where we transmit all of the collected data and one where we first downsample the data by a factor of 2. This lets us explore the impact of even modest data compression on our node lifetime.

The downsampling is implemented using a tenth-order Kaiser window digital low-pass filter (FIR) running on the MSP430. Our MSP430 model contains no hardware multiplier to reduce the computational burden of this processing.

2.4.3 Power Performance Results

For the core system, excluding the wireless transmitter, Table 3 shows the current consumption of each block present. The typical current profiles of the two transceivers are illustrated in Figure 4, where label A marks the section corresponding to the transmission overhead, B marks the actual wireless transmission times, and C indicates the optional auto-ack reception.




FIGURE 4 Measured current consumption profiles of the two transceivers with $V_{dd} = 2.4$ V. Left: CC2500, with no FEC, packet size with overhead is 568 bits, 34 samples. Right: RF24L01 +, with auto-ack, packet size with overhead is 321 bits, 18 samples. Section A is the overall transmission overhead, B is the actual wireless transmission time, and C the optional auto-ack reception.

TABLE 4 Current consumption of the sensor nodes with compression enabled and disabled. Only some of the miniature batteries listed in Table 2 are capable of powering the system for 24 hours.

Transmitter	Configuration	Effective Current [mA]	Peak Current [mA]	Batteries Passed
CC2500	Compression off, FEC off	15.8	24.3	B1
	Compression off, FEC on	18.5	24.3	B1
	Compression on, FEC off	7.4	25.6	B1, B2
	Compression on, FEC on	13.5	25.6	B1, B2
RF24L01 +	Compression off, auto-ack off	4.5	14.3	B1, B2, B3
	Compression off, auto-ack on	5.6	15.2	B1, B2, B3
	Compression on, auto-ack off	3.5	15.1	B1, B2, B3, B4
	Compression on, auto-ack on	3.8	16.1	B1, B2, B3

Combined with the wireless transmitter, the two systems are compared in Table 4, which shows the current consumption of the systems when tested over 24 hours using the different batteries given in Table 2. It can be seen how some configurations only pass the 24-hour test with certain batteries. Not all miniature batteries are suitable for long-term monitoring! This has direct implications on the kind (and number) of batteries that may be required in a specific design, and consequently on the device size. For 24-hour monitoring applications with 22 kbits/s data rate, the smallest wireless configuration can be achieved by using one lithium manganese dioxide CR2430 3V battery.

Turning on the data compression leads to substantial reductions in the effective current drawn by the system. Reductions by 20 to 30% are achieved, and in the CC2500 case without FEC the reduction is 53%. In all of the cases this reduction allows more of the battery

technologies from Table 2 to be used, giving greater freedom in the system design and in the optimization of the device size. In the best case the effective current consumption of the entire system goes down to 3.5 mA, equivalent to a net power consumption of 480 nJ/bit. It is important to highlight, however, that only reductions in the effective current are achieved by the data compression. There are no substantial differences in the peak currents, and in some cases these may now become the limiting factors in the system design.

2.5 Summary

Designing a wearable sensor node involves a careful set of trade-offs between the electronic components used, the battery technology selected, and the implementation of any real-time signal processing. This section has demonstrated that in battery selection, which dominates the end physical size of the device, both the average and peak current draws have to be taken into consideration. Our presented numbers can be used as a realistic guide for system designers when distributing their power budget and when estimating the size and kind of battery required to operate their device for a certain length of time. Further, quantitative measured results have shown for two different transmitters the potential benefits of onboard signal processing for increasing the operational lifetime of the device. The challenge now is to realize more advanced signal processing to extend the operating lifetime even further.

3. WHAT ARE WEARABLE ALGORITHMS?

Section 2 demonstrated that by simply downsampling data by a factor of two reductions in the total system, power consumption of up to 53% could be achieved. Moreover, this was done with the MSP430 active for up to 72% of the time. Clearly, if more data reduction could be provided, or if the signal-processing platform (our MSP430) could be turned off more of the time to reduce its effective power, even greater increases in operational lifetimes could be provided.

The challenge, of course, is in realizing accurate data reduction algorithms that can operate within the limited power budgets available. *Wearable algorithms* is the name given to the emerging signal-processing approaches attempting to do this, and they differ from conventional algorithmic approaches in three important respects. In this section we explore these in detail and establish the theory behind, and requirements of, wearable algorithms.

3.1 Power–Lifetime Trade-Off

The example given in section 2 showed one case where online data compression can be used to increase the operational lifetime of a sensor node and to allow more battery technologies and hence physical sizes. We now consider the more general case and put bounds on the performance required in order to provide power beneficial signal processing, following the analysis originally introduced in [1,22,23].

Considering the example system given in Figure 1, the power consumption of the entire system can be approximated by

$$P_{system} = NP_{sc} + P_{alg} + CP_t \quad (6)$$

where P_{sc} is the power consumption of the front-end amplifier and any other signal conditioning such as the ADC and N is the number of simultaneous recording channels present with one front-end per channel. P_{alg} is then the power budget available for implementing the signal-processing algorithm, while P_t is the power consumption of the transmitter. C is the ratio between the size of the raw physiological data and the size of the data actually sent from the transmitter. If the signal processing passes all of the collected data to the transmitter $C = 1$, and as more data reduction is provided, this number decreases.

Transmitters are commonly specified in terms of the energy per bit (J) required to transmit data effectively, and in this case P_t can be approximated as

$$P_t = Jf_sRN \quad (7)$$

where f_s is the sampling frequency and R is the resolution of the ADC, which together define the total number of bits of physiological data collected.

As a result, if the inequality

$$P_{alg} < Jf_sRN(1 - C) \quad (8)$$

is satisfied, a system with data reduction will consume less power than one that doesn't have data reduction present. Taking typical values [1,22], $f_s = 200$ Hz, $R = 12$ bits, $J = 5$ nJ/bit and $N = 8$ channels, gives a maximum possible power budget (when $C = 0$ so complete data reduction with no actual data transmitted) of $96 \mu\text{W}$.

In reality C will be somewhat larger than zero, bringing this budget down. Also, to account for the approximations, and to ensure decent improvements in lifetime are provided for the effort expended, the typical power target may be reduced by a factor of 10 to approximately 1 to $10 \mu\text{W}$. This is very low indeed, and occurs for a multi-channel wearable sensor node, as opposed to the single-channel system from section 2, as both more front-ends are required and there is substantially more physiological data to be transmitted.

As we established in section 2, minimum power consumption is not the only design criteria: more energy can potentially be provided if physically larger batteries are used, but at the cost of a physically larger device. For a battery of volume V and energy density D operating over a lifetime T , the system power budget available is

$$P_{system} = \frac{VD}{T} \quad (9)$$

Combining (9) with (6) and (8) gives a three-way trade-off between the amount of data reduction achieved, the power budget available to implement the signal-processing algorithm, and the operational lifetime that is then possible. This trade-off is plotted in Figure 5, using the same values as before, and using $P_{sc} = 25 \mu\text{W}$. The normalized lifetime T_n

$$T_n = \frac{T}{VD} \quad (10)$$

is plotted in place of T so that the curve is independent of battery technology.




FIGURE 5 Online signal processing embedded in wearable sensors can be used to increase the operational lifetime of the device if the algorithm means that not all of the raw physiological data needs to be transmitted, and if the algorithm can operate within the power budget shown.

This shows that if a 50% data reduction is provided by an embedded signal-processing algorithm within a $10\ \mu\text{W}$ power budget, the operational lifetime of the eight-channel wearable sensor node can be increased by 15%. If 80% data reduction was achieved ($C = 0.2$) the lifetime would be increased by 28%.

Inevitably these figures are approximations, and typical values need to be mapped to the wearable sensing situation under consideration, but in all cases the power budgets available are very low. In 2010 authors in the *IEEE Signal Processing* magazine posed the question: “What does ultra low power consumption mean?” and came to the conclusion that it is where the “power source lasts longer than the useful life of the product” [24]. This is exactly what is required for maximizing the operating lifetimes of our wearable sensors. However, to realize such low-power signal processing, huge advances in power performance are still required. The aim of wearable algorithms is to bridge this gap and to bring algorithm power consumptions down into the needed microWatt and sub-microWatt levels.

3.2 Big Data Performance Testing

Classic signal-processing algorithms are assessed in terms of the *performance* obtained and the *cost* of getting this performance. There are many different metrics that can be used to quantify these, but human physiological signals are highly variable and inevitably algorithms are not perfect leading to a trade-off between the *performance* and *cost*. For example, when attempting to detect events such as falls, a number of correct detections will be made along with a number of false detections. Different algorithms, and different versions of the same algorithm, can provide different trade-offs, and these can be plotted as a curve as shown in Figure 6.




FIGURE 6 Algorithm performance is inevitably a trade-off between *performance* and *cost*. In this case, the number of correct detections of an event and the number of false, incorrect, detections that an event has occurred. Often algorithms can be used with different detection thresholds to allow different points in this trade-off to be used. In this case, the area under the performance curve can be used as a measure of the overall success of the algorithm.

Unfortunately, ensuring that this performance testing is accurate and representative of the actual underlying algorithm performance is a major challenge [25,26]. Here we illustrate one example situation to demonstrate this and show that it is very easy to inadvertently skew algorithm results so that they appear better or worse than they actually are.

In event detection algorithms there are three main metrics that are used to assess the operation. (Often the same metrics as discussed here are used, but under different names.) The sensitivity is the main *performance* metric and shows how many of the actual events that are present are correctly detected:

$$\text{Sensitivity} = \frac{TP}{TP + FN} \times 100\% \quad (11)$$

where TP is the number of correct detections (true positives) and FN is the number of real events that are missed and not detected (false negatives).

The specificity and the selectivity are then different *cost* metrics. The specificity shows how many non-events that should not be detected are indeed not detected:

$$\text{Specificity} = \frac{TN}{TN + FP} \times 100\% \quad (12)$$

where FP is the number of incorrect, false, detections of an event (false positives) and TN is the number of non-detections (true negatives). Often it is not easy to define what a true negative actually is. The selectivity shows what fraction of all of the detections made are in fact correct:

$$\text{Selectivity} = \frac{TP}{TP + FP} \times 100\% \quad (13)$$

However, Eqs. (11) to (13) do not account for the fact that in the emerging *Big Data* era the available test data is made up of multiple different recordings, potentially from different test sites and with different durations and numbers of events present. To actually

calculate a figure to plot on trade-off curves such as Figure 6 we need to take the results from each recording and combine the results together. This can be done in a number of ways.

Say there are M records available for testing, recorded from different people or from the same person at different points in time. Let each record be indexed by i . The *arithmetic mean sensitivity* can be found by calculating the sensitivity in each individual record and then averaging these values:

$$\text{Arithmetic mean sensitivity} = \frac{1}{M} \sum_{i=1}^M \frac{TP_i}{TP_i + FN_i} \times 100\% \quad (14)$$

Alternatively, the number of correct detections and the number of missed detections can be summed separately to give the *total sensitivity*:

$$\text{Total sensitivity} = \frac{\sum_{i=1}^M TP_i}{\sum_{i=1}^M (TP_i + FN_i)} \times 100\% \quad (15)$$

This treats all of the records as if they were one long record concatenated together.

The performance of an example EEG spike detection algorithm [25,26] using these two metrics is shown in Figure 7. It can be seen that these two approaches give quite different pictures of the performance, particularly in the 20 to 40% *cost* region. This occurs because one of the records available for testing contains many more actual events than the other records. Nevertheless, both reporting approaches are mathematically and conceptually correct, so which is more suitable for the performance evaluation?

This is just one possible example, and there are many other factors that can potentially skew reported performance results and that need to be taken into account (see, e.g., [27–29]). Of all of the challenges facing wearable algorithms, it is possible that performance metrics is the key one where there is still substantial need for exploration,




FIGURE 7 Different methods for reporting the results from the same algorithm can give very different pictures of the apparent level of algorithm performance. Both are mathematically and conceptually correct, so which is more suitable for the performance evaluation? Left: Arithmetic mean averaging method (14). Right: Total sensitivity averaging method (15).

improvement, and better understanding of how our algorithms actually operate over time and over multiple people. The availability of *Big Data* is driving this: it is no longer feasible or acceptable to test algorithms using data from just one subject, or to simply report the performance for each individual subject separately. Of course, in turn, wearable sensors are also driving *Big Data*: the aim of wearable sensors is prolonged physiological monitoring intrinsically giving us much more data to use in our algorithms.

3.3 Performance—Power Trade-Off

Finally, [section 3.1](#) established that wearable algorithms need to operate with the lowest levels of power consumption, ideally into the sub-microWatt range. However, absent from the performance metrics discussion in [section 3.2](#) was any consideration of the power consumption! True wearable algorithms are assessed in terms of the three-way trade-off between *performance*, *cost*, and *power consumption*.

Inevitably this leads to difficult decisions for the system designer: is it preferable to maximize *performance*, or to minimize *cost*, or to minimize *power consumption*? Is an algorithm with very low-power consumption, but comparatively low algorithm performance, a better choice than a higher power, higher performance algorithm? These choices are driven by the application that the wearable sensor is to be used in and there are many design options available. This leads to the key hallmark that differentiates wearable algorithms from previous approaches. Designs for wearable algorithms must span four levels: the human monitoring application design, the signal-processing design, the performance-testing design, and the circuit design, simultaneously. There are interactions between all of these different levels, making wearable algorithms a truly multi-disciplinary problem.

3.4 Summary

Wearable algorithms are a new discipline distinguished by the requirement for very low-power hardware implementations, *Big Data* performance testing, and power consumption aware performance testing. The algorithm design must also span four levels: the human monitoring application design, the signal-processing design, the performance testing design, and the circuit design, and exploit the new design trade-offs that are present when considering all of these levels at the same time. Inevitably this creates a very large design space to be explored, and this space is far from being fully mapped out. Nevertheless, there are emerging techniques that can be used to help realize wearable algorithms, and these form the subject of [section 4](#).

4. WEARABLE ALGORITHMS: STATE-OF-THE-ART AND EMERGING TECHNIQUES

The signal processing applied in the design example in [section 2](#) was a relatively straight-forward downsampling of the physiological data, based on a tenth-order FIR digital filter. The MSP430 used did not have a hardware multiplier present and as such, while

it was duty cycled to save power, the MSP430 was still on for up to 72% of the time. Even with this relatively modest duty cycling of the signal-processing platform, total power reductions of up to 53% were achieved. Using more sophisticated signal processing approaches, and coupling these with advanced hardware implementations, can offer even greater improvements in node lifetime. Potential avenues for achieving this are explored here to highlight the main developments.

4.1 Making the Signal Processing Algorithm

4.1.1 Procedure

Online signal processing for wearable sensors can take two forms:

- Application agnostic compression applied equally to all of the physiological data, essentially like making a zip file in real-time.
- *Intelligent* signal processing where analysis of the current data drives the operation of the sensor node.

As we will see in [section 4.3](#) most current wearable algorithms focus on this second option; the core stages required are shown in [Figure 8](#). The raw input signal (y) is first passed to a feature extraction stage which *emphasizes* the points in the signal of interest: signal processing is applied such that interesting sections of the input signal are amplified relative to the non-interesting sections. For example, in ECG heart beat detection the aim would be to highlight the time at which the QRS complex occurs.

These features are then normalized to correct for the fact that physiological signals vary widely between different people and in the same person over time. This may be due to different underlying disorders present, changes in the signal due to age (as happens with the EEG [30]), or due to changes in the interface/electrode(s) contact over time. Normalization aims to correct for these changes (to some extent) to allow reliable and robust operation of the algorithm, even if a subject-dependent classifier is used.

The final step is generating an output and using the input physiological signal to actually make a decision. Generally this takes the form of a classification engine that might provide a binary answer: Is a heartbeat present in this section of data? Is the subject awake or asleep? The output could also be multi-class: in this section of data is the subject awake, in light sleep (stages 1 and 2), deep sleep (stages 3 and 4), or in REM sleep? This output can then be used to control the operation of the wearable sensor node to maximize its operational lifetime. For example, in sleep monitoring applications the node might go into




FIGURE 8 The three principal stages of a low computational complexity algorithm: feature extraction, normalization, and classification.

low-power mode whenever it detects that the human subject is awake. Alternatively, the sampling frequency of an ECG may be varied between a high rate during the heartbeat (QRS complex) and a low rate in between beats [31].

4.1.2 Feature Extraction

There are many possible features that could be chosen for use as the signal processing basis, and this forms one of the main design decisions impacting algorithm performance. Many of the algorithms considered in section 4.3 are based upon frequency domain information. For example, sleep onset in the EEG is known to be characterized by a reduction in the presence of 8 to 13 Hz (alpha) activity with this being replaced by 4 to 8 Hz (theta) activity [32]. The feature extraction in this case may therefore be a Fourier transform to follow the changes in these frequency bands. Alternatively, time-frequency transforms such as the continuous wavelet transform or discrete wavelet transform could be used [33,34].

For use in wearable sensor nodes the number of different features used is ideally minimized to reduce the power consumption and the number of circuit stages required. Hence it is important to make an optimal feature choice. A recent study that investigated 63 different features for highlighting seizure activity in the EEG [35] found that discrete wavelet transform-based features obtained the best performance (with an area under the performance curve of 83%), while fractal dimension and bounded variation features offered little over chance performance (53%). However, this doesn't rule out the possibility that these other features if used with a different classification approach would get better performance, or that combinations of more than one feature could again lead to better performances.

Further, all features are also not equal in terms of the power required to calculate them, and this must weigh the choices made. Indeed when corrected for run time, [35] prefers a time-domain feature known as the line-length as the single best feature for highlighting seizure activity in scalp EEG.

4.1.3 Classification Engines

The simplest decision-making scheme is a *threshold* where the normalized input feature is simply compared to a fixed detection threshold:

$$\begin{aligned} &\text{If feature} > \text{threshold} \\ &\quad \text{Make detection} \\ &\text{Else} \\ &\quad \text{No detection.} \end{aligned} \tag{16}$$

This threshold can easily be varied to produce performance trade-off curves as shown in Figure 6 and has a very low computational complexity. Such an approach has been used in systems such as [35,36] to obtain low complexity performance.

More recently, machine-learning approaches have been used to automatically determine the best detection parameters, and this is particularly useful when dealing with multiple features and the need to select optimal separating planes between classes. Support vector machines (SVM) [37] are quickly becoming the most popular choice of machine learning

approach as they achieve high classification accuracies and have recently been implemented at the circuit level with low-power consumptions [38–40].

4.2 The Hardware Platform: Analog Vs. Digital; Generic Vs. Custom

4.2.1 Analog Signal Processing

The physiological world that wearable sensors are attempting to monitor is intrinsically analog. Signals such as the EEG, ECG, or glucose concentration vary continuously and in continuous time. In contrast, the world of smartphones, PCs, and the Internet is digital with data represented by strings of binary data (either 0 or 1). These numbers can only represent finite, quantized input values and are taken at discrete time points at a particular sampling frequency. At some point a conversion between the two domains must take place, and this leads to a design choice over which domain to use when implementing wearable algorithms.

In 1990 Eric Vittoz published work on the fundamental power consumption limits of analog and digital processing, which has been since expanded on several times [41–43]. In the analog domain, the basic building block is taken as the integrator, modeled as an ideal transconductor charging and discharging a capacitor at frequency f . (A transconductor is an analog circuit block that outputs a current directly proportional to the input voltage.) The minimum power consumption required for this is found as [43]

$$P_{min} = 8kT \cdot f \cdot SNR \quad (17)$$

where k is Boltzmann's constant, T the temperature, and SNR the signal-to-noise ratio.

Similarly, in the digital domain the minimum required power consumption can be found by considering how many elementary operations are required, and the power consumption per elementary operation, E_{tr} . For a single pole digital filter this is estimated as [43]

$$P_{min} = 50B^2 \cdot f \cdot E_{tr} \quad (18)$$

where B is the digital word length in bits. In general, E_{tr} scales with the size of the CMOS technology used for the circuits, down to a fundamental noise governed limit.

These power equations are intended as fundamental limits and so based upon assumptions, in particular that the analog circuits are limited only by the noise floor. Several further bounds have also been derived since these, including ones that assume process variations and the matching of transistors further limits the analog circuits, and ones that offer more general modeling approaches [44,45]. Nevertheless, the underlying trends that (17) and (18) show are illustrative and widely accepted. They are visualized in Figure 9.

This shows that while the fundamental digital limit is well below the analog one, the practical limit can be a lot higher. Moreover, the analog limit is a strong function of the SNR ratio, and hence dynamic range, while for values over 6 bits the digital limit is a much weaker function. The result is that analog processing is generally accepted to be superior for low dynamic range applications. There are numerous sources that note the important role of analog processing systems in such applications, both presently and into




FIGURE 9 The fundamental limits of power consumption for analog and digital filters from [43]. For low SNR (signal-to-noise ratio), and hence low dynamic range, applications an analog approach may be preferable.

the future (see, e.g., [24,45–47]). As a result, several of the signal-processing algorithms considered in section 4.3 incorporate some form of analog signal processing.

Beyond these general trends, however, determining the precise cross-over point for switching between analog and digital processing is very difficult for a particular circuit topology. In fact, even if this was known, the dynamic range of many physiological signals is highly debatable. The EEG systems considered in Table 1 used everywhere between 8 and 24 bits, while classical pen writer-based systems had a range of approximately 7 bits [48]. A key challenge is that once processing is started in the analog domain, additional ADCs to take the results into the digital domain want to be avoided, which means that *all* of the processing must be analog.

4.2.2 Fully Custom Hardware

The next choice is on the general design approach: to use generic off-the-shelf components that are easily available commercially or to fabricate custom-designed microchips that implement just the algorithm operations of interest and which can be highly optimized for the wanted application, or a mixture of the two. The general trade-off in performance is illustrated in Figure 10.

In general, the fully custom microchip is the preferred option as it allows complete customization, and so there are no possible excess blocks that are present but not 100% necessary. By implementing everything on the same silicon chip significant miniaturization can




FIGURE 10 In general, off-the-shelf hardware with algorithms implemented in firmware code offer the greatest flexibility in the system design, but also the highest power consumption. As more dedicated digital and then analog hardware circuits are added, lower power consumptions can be achieved at the cost of reduced flexibility. This reduced flexibility is also a key motivation for the attention given to performance assessment in [section 3](#).

also be achieved compared to buying multiple chips and needing a larger PCB to connect everything together.

It is important to highlight that while this is the route to best performance it is inflexible, time consuming, and expensive. It is also not *guaranteed* to deliver the best performance, and careful design is required to minimize power consumption. For example, [Figure 9](#) showed that the power consumption of digital processing is heavily dependent on the technology used to fabricate the microchip: the smaller the technology the lower the power consumption. However, for prototype runs and academic use the smallest processing nodes can be prohibitively expensive, potentially making off-the-shelf-devices that can use such nodes (due to having large fabrication runs) a better design choice.

This said, at present all of the algorithms investigated in [section 4.3](#) use some form of custom microchip and there is little doubt that, while it presents significant design challenges, it is the best approach for realizing wearable algorithms today.

4.3 Towards Wearable Algorithms: Examples from the Literature

To investigate the state-of-the-art we systematically reviewed papers published in *IEEE Transactions* and other journals since 2010 that implement some form of algorithm for use in wearable sensors. The performances of these algorithms are summarized in [Table 5](#) and discussed below. (Note that there are also algorithms for implantable sensors, e.g., [\[49,50\]](#), which are not considered here. Some of the designs reported here are for use in both implanted and body surface recordings.)

Inevitably it is very difficult to capture all of the information and to directly compare different algorithms that are used for different purposes, with different algorithmic approaches, and assessed using different performance metrics, but [Table 5](#) does provide key insights into the main approaches that are currently being used and the current state-of-the-art.

Broadly there are three categories of on-chip algorithm implementation present: firstly, highly optimized, but generic, on-chip processors that can be used to implement any

TABLE 5 Summary of current algorithms implemented in low-power hardware for wearable systems. Many papers report more than one operating point or setup and only one representative case is summarized here. (–) indicates that the information was not reported or was not clear for the case used. Unless trivial, to avoid extrapolations, performances are as given by the authors and have not been reprocessed to use consistent units, although this does make direct comparisons difficult. Note that some algorithms are single channel while others can analyze more than one channel of data at the same time.

Paper	Aim	Features	Classifier	Algorithm Performance	Circuit Basis	Power Performance
GENERIC PROCESSORS						
[51]	ECG heart beat detection	Frequency information (CWT)	Maxima detection and threshold	Sensitivity 99.65% Selectivity 99.79%	Custom CoolFlux processor	12.8 pJ/cycle, 1 MHz clock, 0.4–1.2 V
GENERIC PROCESSORS WITH ACCELERATORS						
[36]	EEG seizure detection	Frequency information (FFT)	Threshold	–	Custom ARM Cortex M3 processor	0.99 μ W, 0.8 V
[52]	EEG band power extraction	Frequency information (FIR filter)	–	–	Custom MSP430 core with FFT and CORDIC accelerators	19.3 μ J/512 samples, 0.7 V
	ECG heart beat detection	Frequency information (IIR filter)	Adaptive threshold	–		16.4 μ J/heart beat, 0.7 V
[38]	EEG seizure detection	Frequency information (FIR filter)	SVM	–	Custom MSP430 core with SVM accelerator	273 μ J/classification 0.55–1.2 V
	ECG arrhythmia detection	Time domain morphology	SVM	–		124 μ J/classification 0.55–1.2 V
[39]	ECG arrhythmia detection	Time domain morphology	SVM	–	Custom Tensilica processor with added instructions and SVM	10.24 μ J/classification 0.4 V
FULLY HARDWARE ELECTRONICS						
[53]	EEG application agnostic compression	Compressive sensing		~ 10 dB SNDR, $\times 10$ data compression	Custom digital circuits	1.9 μ W, 0.6 V
[54]	ECG heart beat detection	Frequency information (DWT)	Maximum-likelihood type	Error rate 0.196%	Standard cell digital circuits	13.6 μ W, 3 V

(Continued)

TABLE 5 (Continued)

Paper	Aim	Features	Classifier	Algorithm Performance	Circuit Basis	Power Performance
[55]	ECG heart beat detection	Frequency information (DWT)	Maximum-likelihood type	—	Custom digital circuits	0.88 pJ/sample, 20 kHz clock, 0.32 V
[40]	EEG seizure detection	Frequency information (FIR filter)	SVM	Detection rate 82.7% False rate 4.5%	Custom digital circuits	2.03 μ J/classification 128 classifications/s
	EEG blink detection			Detection rate 84.4%		1 V
[56]	ECG artifact removal	Time domain electrical impedance tomography	LMS adaptive filter	~ 10 dB increase in Signal-to-Artifact power	Off-the-shelf MSP430 with analog co-processing	—
[31]	ECG adaptive sampling frequency	Frequency information (Band-pass filter)	R-peak search algorithm	$\times 7$ data compression	Off-the-shelf MSP430 with switched capacitor analog	30 μ W, 2 V (Gives $\times 4$ power reduction of full system)
[57]	EEG band power extraction	Frequency information (Band-pass filter)	—	—	Switched capacitor analog processing	3.12 μ W, 1.2 V
[58]	EEG band power extraction	Frequency information (CWT)	—	—	Continuous time analog processing	60 pW, 1 V

algorithm using software; secondly, generic processors that are combined with application-specific features or accelerators to decrease the power consumption of the key signal processing stages; and finally, fully hardware-based algorithms.

4.3.1 Generic Processors

Our sensor node in [section 2](#) was based on the MSP430 as an easy-to-use, easily available low-power platform. However, in active mode the power consumption was 5.5 mW (at 10 MHz clock, 2.2 V supply). Thus, to realize microWatt levels of power consumption this MSP430 must be powered down for very large amounts of time, limiting the signal processing that can be provided.

There have been a number of recent publications that implement platforms compatible with the MSP430 instruction set allowing algorithm code to be directly re-used, but with a reduced power consumption. The platform described in [\[59\]](#) presented such an architecture consuming 175 μ W in active mode (at 25 MHz clock, 0.4 V supply). Note that this was partly achieved by the use of an advanced 65 nm CMOS technology, and for very low-power use the off/leakage current is substantial: 1.7 μ W. No specific algorithm was presented for use on this processor and so it is not included in [Table 5](#).

In contrast [\[51\]](#) presented a high-performance general processor based on the *CoolFlux* platform rather than the MSP430 instruction set. This was used to implement an ECG heart beat detection algorithm that consumed only 13 μ W (single-channel analysis only). In active mode the processor core power consumption is 1.45 mW, with a high 100 MHz clock.

Analog signal processing is also possible on generic platforms, with [\[60\]](#) presenting a programmable analog chip operating from 2.4 V. This demonstrated an analog FIR filter that could be used for feature extractions and consumed 7 μ W at 1 MHz, although again no full algorithm was presented.

4.3.2 Generic Processors with Accelerators

As seen in [Figure 8](#), the main stages in a wearable algorithm are the feature extraction and classification. To improve power performance these stages can therefore be implemented in dedicated hardware while the rest of the algorithm is still implemented in software on a processing core. An algorithm for seizure detection based upon frequency band changes calculated using the FFT was presented in [\[36\]](#). By providing dedicated hardware for calculating the FFT, while running the rest of the algorithm on a customized ARM Cortex M3 processor, this achieved an 18 times reduction in the power consumption with the total power being less than 1 μ W. No measure of the algorithm detection performance was given, however.

Alternatively, [\[38\]](#) used a customized MSP430 core for calculating the features and then an SVM accelerator for reducing the energy impact of the classification stage. The rationale being that the features are often specific to an application, while the classification engine (the SVM) could be re-used in many different situations. This acceleration reduced the classification energy costs by up to 144 times compared to a software-only implementation, although for EEG processing the energy per classification is 273 μ J. Thus, if a fast update rate is required, the total power consumption may still be quite high. Similarly, [\[39\]](#) built upon this to also accelerate some of the feature generations.

4.3.3 Fully Hardware Electronics and Design Trends

Most of the works considered in Table 5 do not use any specific software platform and instead achieve very low-power consumption by using only dedicated and highly customized hardware circuits. While there are many different approaches to realizing low-power fully custom electronics, nevertheless a number of common design trends are seen.

Firstly, very low supply voltages (typically in the 0.5–1 V range, and down to 0.32 V in [55]) are widespread. This directly reduces the power consumption (as $P = VI$), but has a big impact on the operation speed of a circuit [55]. Physiological signals are normally low frequency, typically below 1 kHz, and so this trade-off is often acceptable provided that a large number of operations are not required. In addition, often multiple power zones are used with different supply voltages and clock speeds provided to different parts of a single chip depending on the processing required at a particular time. For example, [36] had 18 different voltage domains, while [52] had 15. Dynamic voltage scaling (allowing speed scaling), clock gating (where the clock is disconnected to prevent unnecessary switching), and power gating (where entire sections are turned off to reduce leakage currents) form different aspects of these multiple power zones.

Secondly, very few of the considered circuits are based purely on conventional architectures and a recurring theme is the use of new and simplified topologies. For example, [54] introduces a small modification to the classification process with a small impact on classification performance, but which more than halves the number of circuit blocks required to implement it. A new digital filter topology was introduced in [40], while [55] only used integer coefficients in the filter stages to simplify the multiplications required. The objective with these approaches is to minimize the system complexity and to minimize the transistor count. Doing this gives fewer transistors to power, fewer sources of leakage current, and hence power savings.

The third trend is for the use of analog signal processing, which is used in four of the algorithms considered and is a very powerful method for minimizing the transistor count. A hybrid approach was used in [31] and [56], whereby analog signal processing was combined with an off-the-shelf MSP430 for motion artifact removal and heartbeat detection, respectively. Both [57] and [58] use fully analog approaches for calculating frequency information.

All but three of the entries in Table 5 make use of frequency information as part of the signal-processing algorithm. It is by far the most common basis for the feature extraction stage, and as a result highlights the potential for the use of analog signal processing in this role. In particular, a recent publication [58] presented a continuous wavelet transform (CWT) circuit for performing time-frequency analysis on scalp EEG signals while consuming a nominal power of only 60 pW. This CWT is only a feature extraction stage, but the picoWatt power level is far below any of the other circuit blocks considered in this chapter. It is achieved by the use of very low processing currents and a fully analog signal processing approach. It highlights the potential key role of analog signal processing will have in future systems, and that there is real opportunity to create truly wearable algorithms where *the power source lasts longer than the useful life of the product*.

5. CONCLUSIONS

Wearable algorithms are an emerging truly multi-disciplinary problem where to achieve the lowest levels of power consumption innovations are required on multiple fronts: in the human-monitoring application design, in the signal-processing design, in the performance-testing design, and in the circuit design. This presents a large, four-dimensional, multi-disciplinary design space that has not yet been fully explored by a long way. Many challenges and opportunities are present, and while innovative design at all of the four levels in isolation will be beneficial, for future systems it is critical to exploit the multi-disciplinary factors present and the interactions between the different levels.

This chapter has presented a practical overview of the state-of-the-art in wearable algorithms with the aim of maximizing the operational lifetime of wearable sensor nodes: the detailed design decisions required in a typical system (section 2), the fundamental trade-offs faced by wearable algorithms (section 3), and the current low-power circuit techniques employed (section 4). Each one of these topics could easily occupy an entire book by themselves, but this would not allow the inter-disciplinary links to be drawn out, as we have attempted to do here and which we believe is essential for realizing truly wearable systems.

To conclude, we would reiterate that our aim here has been to maximize operational lifetime as this is the current major obstacle to the large-scale deployment of wearable sensors. However, wearable algorithms do not stop with increased battery life. We believe that there are at least eight essential benefits to using very low-power signal processing embedded in wearable sensor nodes:

- Reduced system power consumption
- Increased device functionality, such as alarm generation
- Reliable and robust operation in the presence of unreliable wireless links
- Minimized system latency
- Reduction in the amount of data to be analyzed offline
- Enabling of closed-loop recording–stimulation devices
- Better quality recordings, e.g., with motion artifact removal
- Real-time data reduction for improved privacy

The challenge remains in realizing accurate algorithms that can operate within the power budgets available. As we have presented here, substantial progress has been made toward realizing these goals in recent years, and our examples should aid the designers of next-generation systems. Nevertheless, there is much progress still to be made in this rapidly evolving field, and much scope for substantially better *intelligent* systems in the future.

References

- [1] A.J. Casson, D.C. Yates, S.J. Smith, J.S. Duncan, E. Rodriguez-Villegas, *Wearable electroencephalography*, IEEE Eng. Med. Biol. Mag. 29 (no. 3) (2010) 44–56.
- [2] camNtech Actiwave (2013) Home page. [Online]. Available: <<http://www.camntech.com/>>.

- [3] Emotiv EEG systems (2013) Home page. [Online]. Available: <<http://www.emotiv.com/>>.
- [4] Advanced Brain Monitoring (2013) Home page, B-Alert X4. [Online]. Available: <<http://advancedbrainmonitoring.com/>>.
- [5] NeuroSky (2013) Home page, MindWave. [Online]. Available: <<http://www.neurosky.com/>>.
- [6] Sleep Zeo (2013) Home page. [Online]. Available: <<http://www.myzeo.com/sleep/>>.
- [7] J.R. Shambroom, S.E. Fabregas, J. Johnstone, Validation of an automated wireless system to monitor sleep in healthy adults, *J. Sleep Res.* 21 (no. 2) (2012) 221–230.
- [8] Neuroelectrics (2013) Home page, Enobio. [Online]. Available: <http://neuroelectrics.com/>.
- [9] Cognionics (2013) Home page, Mini data acquisition system. [Online]. Available: <<http://www.cognionics.com/>>.
- [10] Quasar USA (2013) Home page, DSI 10/20. [Online]. Available: <<http://www.quasarusa.com/>>.
- [11] Mindo (2013) Home page, 4H Earphone. [Online]. Available: <<http://www.mindo.com.tw/>>.
- [12] IMEC (2013) Holst centre and Panasonic present wireless low-power active-electrode EEG headset. [Online]. Available: <<http://www.imec.be/>>.
- [13] S. Patki, B. Grundlehner, A. Verwegen, S. Mitra, J. Xu, A. Matsumoto, et al., Wireless EEG system with real time impedance monitoring and active electrodes, *Proc. IEEE Biomed. Circuits Syst. Conf.* (2012) 108–111, Hsinchu.
- [14] Texas Instruments (2013) Home page, MSP430 microcontroller. [Online]. Available: <<http://www.msp430.com/>>.
- [15] Xeno Energy (2010) Thionyl Chloride Lithium battery XL-050F specifications. [Online]. Available: <<http://www.xenousa.com/pdf/XL-050F.pdf>>.
- [16] Duracell (2010) Zinc air battery DA675 datasheet. [Online]. Available: <<http://www.farnell.com/datasheets/6247.pdf>>.
- [17] Duracell (2010) Zinc air battery DA13 datasheet. Available: <<http://www.farnell.com/datasheets/6248.pdf>>.
- [18] Renata (2010) 3V Lithium battery CR2430 datasheet. [Online]. Available: <http://www.renata.com/fileadmin/downloads/productsheets/lithium/3V_lithium/CR2430_v07.pdf>.
- [19] Texas Instruments (2010) SimpliciTI: Simple modular RF network specification. [Online]. Available: <<http://focus.ti.com/docs/toolsw/folders/print/simpliciti.html>>.
- [20] Texas Instruments (2010) CC2500 low-cost low-power 2.4 GHz RF transceiver datasheet. [Online]. Available: <<http://focus.ti.com/lit/ds/symlink/cc2500.pdf>>.
- [21] Nordic Semiconductor (2010) nRF24L01 + single chip 2.4 GHz transceiver product specification. [Online]. Available: <http://www.nordicsemi.com/eng/content/download/2726/34069/file/nRF24L01P_Product_Specification_1_0.pdf>.
- [22] D.C. Yates, E. Rodriguez-Villegas, A key power trade-off in wireless EEG headset design, *Proc. 3rd Int. IEEE Neural Eng. Conf.* (2007) 453–456, Kohala coast, Hawaii.
- [23] A.J. Casson, E. Rodriguez-Villegas, Generic vs custom; Analog vs digital: On the implementation of an online EEG signal processing algorithm, *Proc. 30th Int. IEEE Eng. Med. Biol. Soc. Conf.* (2008) 5876–5880, Vancouver.
- [24] G. Frantz, J. Henkel, J. Rabaey, T. Schneider, M. Wolf, U. Batur, Ultra-low power signal processing [DSP Forum], *IEEE Signal Process. Mag.* 27 (no. 2) (2010) 149–154.
- [25] A.J. Casson, E. Luna, E. Rodriguez-Villegas, Performance metrics for the accurate characterisation of interictal spike detection algorithms, *J. Neurosci. Methods* 177 (no. 2) (2009) 479–487.
- [26] A.J. Casson, E. Rodriguez-Villegas, Interfacing biology and circuits: quantification and performance metrics, in: Iniewski (Ed.), *Integrated Bio-Microsystems*, Wiley, 2011, pp. 1–32.
- [27] A. Temko, E. Thomas, W. Marnane, G. Lightbody, G.B. Boylan, Performance assessment for EEG-based neonatal seizure detectors, *Clin. Neurophysiol.* vol. 122 (no. 3) (2011) 474–482.
- [28] R. Akbani, S. Kwek, N. Japkowicz, Applying Support Vector Machines to imbalanced datasets, *Proc. 15th Eur. Conf. Mach. Learn.* (2004) 39–50, Pisa.
- [29] L. Logesparan, A.J. Casson, E. Rodriguez-Villegas, Assessing the impact of signal normalization: Preliminary results on epileptic seizure detection, *Proc. IEEE Eng. Med. Biol. Conf.* (2011) 1439–1442, Boston.
- [30] P.E.M. Smith, S.J. Wallace, *Clinicians Guide to Epilepsy*, Arnold, London, 2001.
- [31] R.F. Yazicioglu, K. Sunyoung, T. Torfs, K. Hyejung, C. Van Hoof, A 30 μ W analog signal processor ASIC for portable biopotential signal monitoring, *IEEE J. Solid State Circuits* 46 (no. 1) (2011) 209–223.

- [32] A. Rechtschaffen, A. Kales (Eds.), *A Manual of Standardized Terminology, Techniques and Scoring System for Sleep Stages of Human Subjects*, Public Health Service, U.S. Government Printing Office, Washington DC, 1968.
- [33] S. Mallat, *A Wavelet Tour of Signal Processing: The Sparse Way*, Third ed., Academic Press, San Diego, 2008.
- [34] P.S. Addison, J. Walker, R.C. Guido, Time–frequency analysis of biosignals, *IEEE Eng. Med. Biol. Mag.* 28 (no. 5) (2009) 14–29.
- [35] L. Logesparan, A.J. Casson, E. Rodriguez-Villegas, Optimal features for online seizure detection, *Med. Biol. Eng. Comput.* 50 (no. 7) (2012) 659–669.
- [36] S.R. Sridhara, M. DiRenzo, S. Lingam, S.-J. Lee, R. Blazquez, J. Maxey, et al., Microwatt embedded processor platform for medical System-on-Chip applications, *IEEE J. Solid State Circuits* 46 (no. 4) (2011) 721–730.
- [37] A. Statnikov, C.F. Aliferis, D.P. Hardin, I. Guyon, *A gentle Introduction to Support Vector Machines in Biomedicine: Theory and Methods*, World Scientific, Singapore, 2011.
- [38] K.H. Lee, N. Verma, A low-power processor with configurable embedded machine-learning accelerators for high-order and adaptive analysis of medical-sensor signals, *IEEE J. Solid State Circuits* 48 (no. 7) (2013) 1625–1637.
- [39] M. Shoaib, N.K. Jha, N. Verma, Algorithm-driven architectural design space exploration of domain-specific medical-sensor processors, *IEEE Trans. Very Large Scale Integration (VLSI) Syst.* 21 (no. 10) (2013) 1849–1862.
- [40] J. Yoo, Y. Long, D. El-Damak, M.A.B. Altaf, A.H. Shueb, A.P. Chandrakasan, An 8-channel scalable EEG acquisition SoC with patient-specific seizure classification and recording processor, *IEEE J. Solid State Circuits* 48 (no. 1) (2013) 214–228.
- [41] E.A. Vittoz, Future of analog in the VLSI environment, *Proc. IEEE Int. Symp. Circuits Syst.* vol. 2 (1990) 1372–1375, New Orleans.
- [42] E.A. Vittoz, Low-power design: Ways to approach the limits, *Proc. IEEE Int. Solid State Circuits Conf.* (1994) 14–18, San Francisco.
- [43] C.C. Enz, E.A. Vittoz, CMOS low-power analog circuit design, *Tutorial IEEE Int. Symp. Circuits Syst.* (1996) 79–133, Atlanta.
- [44] P. Kinget, M. Steyaert, Impact of transistor mismatch on the speed-accuracy-power trade-off of analog CMOS circuits, *Proc. IEEE Custom Integr. Circuits Conf.* (1996) 333–336, San Diego.
- [45] R. Sarpeshkar, Analog versus digital: Extrapolating from electronics to neurobiology, *Neural Comput.* 10 (no. 7) (1998) 1601–1638.
- [46] S.A.P. Haddad, W.A. Serdijn, *Ultra Low-Power Biomedical Signal Processing: An Analog Wavelet Filter Approach for Pacemakers*, Springer, Dordrecht, 2009.
- [47] L. Tarassenko, Interview with Lionel Tarassenko, *Electron. Lett.* 47 (no. 26) (2011) s29.
- [48] G.L. Krauss, R.S. Fisher, *The Johns Hopkins Atlas of Digital EEG: An Interactive Training Guide*, Johns Hopkins University Press, Baltimore, 2006.
- [49] B. Gosselin, M. Sawan, An ultra low-power CMOS automatic action potential detector, *IEEE Trans. Neural Syst. Rehabil. Eng.* 17 (no. 4) (2009) 346–353.
- [50] M.T. Salam, M. Sawan, D.K. Nguyen, A novel low-power-implantable epileptic seizure-onset detector, *IEEE Trans. Biomed. Circuits Syst.* 5 (no. 6) (2011) 568–578.
- [51] J. Hulzink, M. Konijnenburg, M. Ashouei, A. Breeschoten, T. Berset, J. Huisken, et al., An ultra low energy biomedical signal processing system operating at near-threshold, *IEEE Trans. Biomed. Circuits Syst.* 5 (no. 6) (2011) 546–554.
- [52] J. Kwong, A.P. Chandrakasan, An energy-efficient biomedical signal processing platform, *IEEE J. Solid State Circuits* 46 (no. 7) (2011) 1742–1753.
- [53] F. Chen, A.P. Chandrakasan, V.M. Stojanovic, Design and analysis of a hardware-efficient compressed sensing architecture for data compression in wireless sensors, *IEEE J. Solid State Circuits* 47 (no. 3) (2012) 744–756.
- [54] Y.-J. Min, H.-K. Kim, Y.-R. Kang, G.-S. Kim, J. Park, S.-W. Kim, Design of wavelet-based ECG detector for implantable cardiac pacemakers, *IEEE Trans. Biomed. Circuits Syst.* 7 (no. 4) (2013) 426–436.
- [55] O.C. Akgun, J.N. Rodrigues, Y. Leblebici, V. Owall, High-level energy estimation in the sub- V_T domain: Simulation and measurement of a cardiac event detector, *IEEE Trans. Biomed. Circuits Syst.* 6 (no. 1) (2012) 15–27.

- [56] N. Van Helleputte, S. Kim, H. Kim, J.P. Kim, C. Van Hoof, R.F. Yazicioglu, A 160 μ A biopotential acquisition IC with fully integrated IA and motion artifact suppression, *IEEE Trans. Biomed. Circuits Syst.* vol. 6 (no. 6) (2012) 552–561.
- [57] F. Zhang, A. Mishra, A.G. Richardson, B. Otis, A low-power ECoG/EEG processing IC with integrated multi-band energy extractor, *IEEE Trans. Circuits Syst. I* 58 (no. 9) (2011) 2069–2082.
- [58] A.J. Casson, E. Rodriguez-Villegas, A 60 pW $g_m C$ Continuous Wavelet Transform circuit for portable EEG systems, *IEEE J. Solid State Circuits* 46 (no. 6) (2011) 1406–1415.
- [59] D. Bol, J. De Vos, C. Hocquet, F. Botman, F. Durvaux, S. Boyd, et al., SleepWalker: A 25-MHz 0.4-V sub-mm² 7 μ W/MHz microcontroller in 65-nm LP/GP CMOS for low-carbon wireless sensor nodes, *IEEE J. Solid State Circuits* 48 (no. 1) (2013) 20–32.
- [60] C.R. Schlottmann, S. Shapero, S. Nease, P. Hasler, A digitally enhanced dynamically reconfigurable analog platform for low-power signal processing, *IEEE J. Solid State Circuits* 47 (no. 9) (2012) 2174–2184.