

Johns Hopkins Engineering for Professionals

System-on-Chip FPGA Design Lab Lecture Topic – Custom AXI Peripherals









IP Packaging

radio_tuner_0

| Solution | Solut

- Effective Design Re-Use Requires
 - Standard Interfaces (think AXI / AXI Stream) as much as possible
 - Well designed IP
 - · Customizable for multiple uses
 - Bulletproof
 - Goal: a single file or directory that we can put in a catalog and people can use it without having to know anything about how it is constructed. We want a block that "just works"
 - With a catalog full of these, designs can be constructed and iterated rapidly
- Xilinx and other manufacturers come with a large suite of existing IP in the default catalog, but allow user defined IP "repositories" as a place to store IP purchased from other vendors, and IP built by you
- A project can be pointed to use an IP repository, and all of the IP which is stored in that repository will become accessible as part of your IP catalog window (which we are familiar with already)

** note – packaging up a design into a piece of IP is likely something you will do after you test a bit. It adds a few steps, so it isn't as agile of a process




IP "Repository"

- IP Repository is just a directory which contains a bunch of IP
 - IP can be:
 - · A directory folder for each packaged IP
 - A zip file which is essentially the same as the above
 - End result is the same
 - An IP repo can have a user-defined structure. The tools will browse through the entire tree of the repo looking for valid "packaged" IP
- Each IP in the repository when packaged is labelled by the person packing the IP with a few parameters which make up a unique identifier for the IP: "VLNV"
 - Vendor (e.g. "Johns Hopkins")
 - Library (e.g. "DougsBlocks")
 - Name (e.g. "lowlevel_dac_interface")
 - Version (e.g. v1.0)
- A project can specify multiple IP Repositories and then the user of that project will have a catalog which contains the union of all of the IP in each repo
 - Only duplicate VLNV will possible cause problems




Example IP Repository



Directory (or zip) for each IP Core

Designs get turned into IP (in this format) through a process called "Packaging". The next few slides will show that process for our lowlevel_dac_interface.






- Start with a standard Vivado project
- few port names. This isn't required, but I want to package the dac_interface as an AXI stream component, so best practice is to name the signals with the convention. (It will also allow the tool to autodetect the AXI-S interconnect)
- Select Tools->Create and Package New IP



Create and Package New IP





New IP Creation

The following pieces of information will be gathered:


- Identification information based on top module name
- Family compatibility based on part in the project
- o File(s) from Synthesis and Simulation file sets
- Ports from the file containing the top module
- Parameters from the file containing the top module
- Bus Interfaces based on port names
- Address Spaces and Memory Maps based on inferred bus interfaces

Following file will be created on disk along with corresponding customization files: c:/projects/lldac/lldac.srcs/sources_1/imports/imports/component.xml

This dialog is a very good summary of the packaging process. In other words, what metadata about this core (and the use thereof) is required for it to be a plug-in block in IP integrator? Also, what files should go along with the core if we are sending it to be used by someone else? Instruction manual? Testbench? This is also the appropriate place for including things which would be useful even if not strictly required to be compiled into a design


Main Packaging Dialog

- Project itself has a new file added that makes the project a "Packager Project", meaning that this extra tab pops up when you open it
- Info about the IP is collected through all these fields (<u>walkthrough live done in lecture</u>)
- When you click "Package" the actual final product is saved off to a directory of your choice (it can be moved freely at any time to any repository location)





End Result – Packaged IP




- In any project part of the project settings are a list of IP repositories that you point to. If (in this case) c:\projects\ip_repo is selected, then "lowlevel_dac_interface" will show up as a choice in your IP catalog
- If you put it in the wrong spot no worries at all, you can grab the created files and move them around wherever you want as long as you move the whole IP together
- Lets look at these live:
 - An ip_repo
 - Project Settings to point to a repo
 - The associated catalog



Section 2

MAKING AXI CUSTOM PERIPHERALS

Simplified View of SDR




How do we do this? How do we get our samples to the PS7? (There is no in-built AXI stream interface)





Contains the whole radio (DDSs, mixer, filters). Processor tunes DDS values with a register write over AXI



Contains a FIFO that holds data written from an AXI stream (your filter output). The processor can query the number of words in the FIFO at any time, and read them out by doing an AXI read




AXI Bus

- Specification available from ARM with registration
- Xilinx implementation
 - http://www.xilinx.com/support/documentation/ip_documentation/axi_ref_guide/latest/ug761_axi_referenc e guide.pdf
- Provides a standard way to connect blocks, guaranteeing interoperability (at the bus interface level) in Systems-on-chip
- Xilinx provides a wizard driven template process to show you how to build an axi compliant peripheral. The AXI details are abstracted away into a simpler IPIF (IP Interface)




AXI Protocol





AXI Protocol /Interconnect

This Interconnect allows Master to be connected to many slaves






Figure 1-1: Channel Architecture of Reads

Figure 1-2 shows how a Write transaction uses the Write address, Write data, and Write response channels.





Figure 1-2: Channel Architecture of Writes

https://www.xilinx.com/support/documentation/ip_documentation/ug761_axi_reference_guide.pdf




AXI Timing, a Write to address x43c00000, with value 44






AXI Timing, a Read from address 0x43C0000c, returned 09d6fd86






Creating a Peripheral : (Getting Started)

- Vivado provides a wizard which will give you a framework peripheral for you
 - Will contain some standard features like registers and FIFOs
 - You edit sections of the HDL to put your custom logic in
 - AXI interfacing is abstracted a bit, which is nice!
- Get Started with Tools -> Create and Package IP






Name, Location, Version, etc.






Interface Details



We will build a sample peripheral which is an AXI slave, and has 4 registers



Finalize





Take this IP and give it to all your friends!



Instantiating

"Add IP" Dialog now shows our peripheral, and will let us add it to the design.





Design Information

Target FPGA Device: 7z020

Created With: Vivado 2014.4

Created On: Sun Mar 22 17:40:30 2015

Address Map for processor ps7_cortexa9_0


axi_gpio_0 0x41200000 0x4120ffff
doug_custom_0 0x43c00000 0x43c0ffff
ps7_afi_0 0xf8008000 0xf8008fff
ps7_afi_1 0xf8009000 0xf8009fff
ps7_afi_2 0xf800a000 0xf800afff
ps7_afi_3 0xf800b000 0xf800bfff
ps7_coresight_comp_0 0xf8800000 0xf88fffff


After exporting to SDK -

<In xparameters.h...> #define XPAR_DOUG_CUSTOM_0_S00_AXI_BASEADDR 0x43C00000




The AXI Interconnect in our system







In the debugger: our peripheral in action!



Mirroring of the registers reflects the large address space reserved for the peripheral while it only has 4 real registers.




In Class Exercise: Adding some custom Logic

- For demonstration we will...
 - Make it so that reads from one of our 4 locations always reads back 0xDEADBEEF no matter what you
 write to that location (ADR Base+4)
 - Add a DDS core to our peripheral whose phase increment can be set by writing to the location at the base address of the peripheral





Structure of the Peripheral





Structure of the Peripheral (Reading)

Useful! Just because the address is set a certain way doesn't mean the processor is reading! This is important when reads have side-effects *like with a FIFO*

```
-- Implement memory mapped register select and read logic generation
-- Slave register read enable is asserted when valid address is available
-- and the slave is ready to accept the read address.
slv reg rden <= axi arready and S AXI ARVALID and (not axi rvalid) ;
process (slv reg0, slv reg1, slv reg2, slv reg3, axi araddr, S AXI ARESETN, slv reg rden)
variable loc addr :std logic vector(OPT MEM ADDR BITS downto 0);
begin
    -- Address decoding for reading registers
    loc addr := axi araddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
    case loc addr is
      when b"00" =>
        reg data out <= slv reg0;
      when b"01" =>
        reg data out <= slv reg1;</pre>
      when b"10" =>
        reg data out <= slv reg2;</pre>
      when b"11" =>
        reg data out <= slv reg3;</pre>
      when others =>
        reg data out <= (others => '0');
    end case;
end process;
                                                                   What value goes to the data bus
                                                                   when the processor reads from a
                                                                   particular address?
```



Structure of the Peripheral (Writing)

```
-- Implement memory mapped register select and write logic generation
-- The write data is accepted and written to memory mapped registers when
-- axi awready, S AXI WVALID, axi wready and S AXI WVALID are asserted. Write strobes are used to
-- select byte enables of slave registers while writing.
-- These registers are cleared when reset (active low) is applied.
-- Slave register write enable is asserted when valid address and data are available
-- and the slave is ready to accept the write address and write data.
slv reg wren <= axi wready and S AXI WVALID and axi awready and S AXI AWVALID;
process (S AXI ACLK)
variable loc addr :std logic vector(OPT MEM ADDR BITS downto 0);
begin
  if rising edge (S AXI ACLK) then
    if S AXI ARESETN = '0' then
      slv reg0 <= (others => '0');
      slv reg1 <= (others => '0');
      slv reg2 <= (others => '0');
      slv reg3 <= (others => '0');
    else
      loc addr := axi awaddr(ADDR LSB + OPT MEM ADDR BITS downto ADDR LSB);
      if (slv reg wren = '1') then
        case loc addr is
          when b"00" =>
            for byte index in 0 to (C S AXI DATA WIDTH/8-1) loop
              if ( S AXI WSTRB(byte index) = '1' ) then
                -- Respective byte enables are asserted as per write strobes
                -- slave registor 0
                slv reg0(byte index*8+7 downto byte index*8) <= S AXI WDATA(byte index*8+7 downto...
               end if;
            end loop;
          when b"01" =>
            for byte index in 0 to (C S AXI DATA WIDTH/8-1) loop
              if (S AXI WSTRB (byte index) = '1') then
                -- Respective byte enables are asserted as per write strobes
                -- slave registor 1
                slv reg1(byte index*8+7 downto byte index*8) <= S AXI WDATA(byte index*8+7 downto..
               end if;
```

What happens when the processor writes to a particular address? Signals slv_reg0-3 get set to the contents of the data bus.



Re-packaging New Peripheral

 At this point, we've modified all of the VHDL, but we want need to "package" the IP again

Just like earlier in the class when we were packaging the lowlevel dac interface, we want to turn everything to green checks

