



System Clock Generator
Systemtaktgenerator








System Bus




RAM Address Multiplexers
RAM-Adressmultiplexer



RAM Write Buffer
RAM-Schreibpuffer

RAM Read Buffer/Latch
RAM-Lesepuffer/Latch



In the DRAM version, the output buffer would latch whenever CAS was inactive (high).

In der DRAM-Version würde der Ausgangspuffer jedes Mal einrasten, wenn CAS inaktiv (hoch) ist.


Inputs pass through while high.

Die Eingänge werden weitergeleitet, solange das Signal hoch ist.


Note: The video output multiplexer retrieves its data directly from the RAM data bus. This data latch ensures that data for the video output does not get accidentally sent to the CPU.

Hinweis: Der Multiplexer für die Videoausgabe bezieht seine Daten direkt vom RAM-Datenbus. Dieser Daten-Latch stellt sicher, dass Daten für die Videoausgabe nicht versehentlich an die CPU gesendet werden.


64 KB RAM



CPU WAIT State Generator
Generator für den WAIT-Zustand der CPU



RAM Access Control
RAM-Zugriffskontrolle



Requirements for RAM to be accessible by CPU or video circuit:
Voraussetzungen für den Zugriff der CPU oder der Videoschaltung auf den RAM:

MREQ active	RAM_EN active	RFSH disabled

CPU access cycle CPU-Zugriffszyklus		Video access cycle Video-Zugriffszyklus	
RD active	WR active	RD active	WR active
OE active	OE disabled	OE active	OE disabled
WE disabled	WE active	WE disabled	WE disabled

Alex J. Lowry (alex-j-lowry.github.io)

Sheet: /
File: Huebler-Grafik-MC-SRAM.kicad_sch

Title: Hübler-Grafik-MC (64KB Static RAM)

Size: User | Date: 2026-10-16 | **Rev: Proto1**
KiCad E.D.A. 10.0.7 | Id: 1/1