Am25S10

Four-Bit Shifter with Three-State Outputs

DISTINCTIVE CHARACTERISTICS


- Shifts 4-bits of data to 0, 1, 2 or 3 places under control of two select lines.
- Three-state outputs for bus organized systems.
- 6.5ns typical data propagation delay
- Alternate source is 54S/74S350

GENERAL DESCRIPTION

The Am25S10 is a combinatorial logic circuit that accepts a four-bit data word and shifts the word 0, 1, 2 or 3 places. The number of places to be shifted is determined by a two-bit select field S_0 and S_1 . An active-LOW enable controls the three-state outputs. This feature allows expansion of shifting over a larger number of places with one delay.

By suitable interconnection, the Am25S10 can be used to shift any number of bits any number of places up or down. Shifting can be logical, with logic zeroes pulled in at either or both ends of the shifting field; arithmetic, where the sign bit is repeated during a shift down; or end around, where the data word forms a continuous loop.

BLOCK DIAGRAM




RELATED PRODUCTS


Part No.	Description
Am2901	Bit Slice ALU
Am2903	Superslice
Am29501	Multiport Pipeline Processor

03611B

CONNECTION DIAGRAM Top View




L-20-1




Note: Pin 1 is marked for orientation

LOGIC SYMBOL




METALLIZATION AND PAD LAYOUT



ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations

PC
DC, DM
LC, LM
FM
XC, XM

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION

Pin No.	Name	1/0	Description
	li	1	The seven data inputs of the shifter.
13	ŌĒ		Enable. When the enable is HIGH, the four outputs are in the high impedance state. When the enable is LOW, the selected I_i inputs are present at the outputs.
10, 9	S ₀ , S ₁	1	Select inputs. Controls the number of places the inputs are shifted.
11, 12,	Yi	0	The four outputs of the shifter.

LOADING RULES (In Unit Loads)

			Fan-out					
	Pin	Input	Out		Output LOW			
Input/Output	Nos.	(Note 1)	XM	хc				
1-3	1	1	_	-				
1-2	2	1.5	_	-				
J-1	3	1.5						
lo	4	1.5	_					
11	5	1.5		-				
l ₂	6	1.5		_]	-			
lg	7	1	-	_				
GND	8	-	<u> </u>	_				
S ₁	9	1						
S ₀	10	1	-					
Y ₃	11		40	130	10			
Y ₂	12	_	40	130	10			
ŌĒ	13	1	T <u>-</u>					
Y ₁	14	-	40	130	10			
Yo	15	T -	40	130	10			
Vcc	16		T -	<u> </u>				

A Schottky TTL Unit Load is defined as $50\mu A$ at 2.7V at the HIGH and -2.0mA at 0.5V at the LOW.

Note 1. The fan-in on L_2 , L_1 , l_0 , l_1 and l_2 will not exceed 1.5 Unit Loads when measured at $V_{\parallel L}$ = 0.5V. As $V_{\parallel L}$ is decreased to a 0V, the input current $l_{\parallel L}$ MAX. increases to -4, -6, -8, -6 and -4mA respectively due to the decrease in current sharing with the internal select buffer outputs.

LOGIC EQUATIONS


$$\begin{aligned} &Y_0 = \overline{S}_0 \overline{S}_1 I_0 + S_0 \overline{S}_1 I_{-1} + \overline{S}_0 S_1 I_{-2} + S_0 S_1 I_{-3} \\ &Y_1 = \overline{S}_0 \overline{S}_1 I_1 + S_0 \overline{S}_1 I_0 + \overline{S}_0 S_1 I_{-1} + S_0 S_1 I_{-2} \\ &Y_2 = \overline{S}_0 \overline{S}_1 I_2 + S_0 \overline{S}_1 I_1 + \overline{S}_0 S_1 I_0 + S_0 S_1 I_{-1} \\ &Y_3 = \overline{S}_0 \overline{S}_1 I_3 + S_0 \overline{S}_1 I_2 + \overline{S}_0 S_1 I_1 + S_0 S_1 I_0 \end{aligned}$$

TRUTH TABLE


ŌĒ	S ₁	So	l ₃	l ₂	11	lo	1.1	1.2	l.3	Y ₃	Y ₂	Y ₁	Yo
H	×	×	x	х	×	х	Х	х	Х	Z	z	Z	Z
"	î	Ĺ	Da	D ₂	D ₁	D ₀	Х	Х	x	D ₃	D_2	D_1	D_0
1 1	1 1	н	l x	D٥	Ð١	Dη	D.1	Х	X	D ₂	D ₁	Do	D. ₁
١	н	L	x	X	D_1	D_0	D. ₁	D.2	X	D ₁	D_0	D. ₁	D.2
l L	Ιн	н	١x	Х	X	D_0	D ₋₁	D.2	D.3	D ₀	D ₋₁	D.2	D.3

H = HIGH X = Don't Care
L = LOW Z = High Impedance State


 D_n at input I_n may be either HIGH or LOW and output Y_m will follow the selected D_n input level.



16-Bit Shift-Up 0, 1, 2, or 3 Places.



8-Bit End Around Shift 0, 1, 2, 3, 4, 5, 6, 7 Places



13-Bit 2's Complement Scaler

ABSOLUTE MAXIMUM RATINGS

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+4.5V to +5.5V
Operating ranges define those limits	s over which the function-
ality of the device is guaranteed.	

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	ers Description Test Conditions (Note 2)			Min	Typ (Note 1)	Max	Units
		N 101	XM IOH = -2mA	2.4	3.4		
Voн	Output HIGH Voltage	V _{CG} = MIN. V _{IN} = V _{IH} or V _{IL}	XC 1 _{OH} = -6.5mA	2.4	3.2		Volts
VOL	Output LOW Voltage	V _{CC} = MIN., I _{OL} = 20m V _{IN} = V _{IH} or V _{IL}	A			0.5	Volts
ViH	Input HIGH Level	Guaranteed input logical HIGH voltage for all inputs					Volts
VIL	Input LOW Level	Guaranteed input logic voltage for all inputs	al LOW			0.8	Volts
V ₁	Input Clamp Voltage	V _{CC} = MIN., I _{IN} = -18r	mA	ļ		-1.2	Volts
I _{IL} (Note 3)	Unit Load Input LOW Current	V _{CC} = MAX., V _{IN} = 0.5	v	ļ		-2.0	mA
I _{IH} (Note 3)	Unit Load Input HIGH Current	$V_{CC} = MAX., V_{IN} = 2.7$				50	μА
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	au out allist Impedance)		V _O = 2.4V			50	μΑ
lo	Off State (High Impedance) Output Current	V _{CC} = MAX.	V _O = 0.5V	1		-50	<u> </u>
h .	Input HIGH Current	V _{CC} = MAX., V _{IN} = 5.5V				1.0	mA
Isc	Output Short Circuit Current (Note 4)	V _{CC} = MAX., V _{OUT} = 0.0V				- 100	mA
icc	Power Supply Current	V _{CC} = MAX., All outpu All inputs = GND	uts open,		60	85	mA


Notes: 1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.


2. For conditions shown as MIN. or MAX., use the appropriate value specified under Operating Ranges for the applicable device type.

3. Actual input currents = Unit Load Current x Input Load Factor (See Loading Rules).

4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

PERFORMANCE CURVES SWITCHING CHARACTERISTICS






Select to Output

OP001400

SWITCHING CHARACTERISTICS (TA = +25°C)

Description	Test Conditions	Min	Тур	Max	Units
			5	7.5	ns
Data Input to Output	V _{CC} = 5.0V, C _L = 15pF, R _L = 280Ω		8	12	113
Select to Output			11	17	
			13	20	ns
				19.5	
Output Control OE to Output				21	- ns
		5	8		
Output Control OE to Output	$V_{CC} = 5V$, $C_L = 5pF$, $R_L = 280\Omega$		10	15	ns
	Data Input to Output Select to Output Output Control OE to Output	Data Input to Output Select to Output VCC = 5.0V, C _L = 15pF, R _L = 280Ω Output Control ΦE to Output	Data Input to Output Select to Output Output Control ΦE to Output	Data Input to Output 5 8	Data Input to Output 5 7.5 8 12

SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



IC000370

Note: Actual current flow direction shown.