

# Am93415/Am93425

1024 x 1 Bit TTL Bipolar IMOX™ RAM

Am93415/Am93425

## DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version:
  - Address Access time 20 ns
- High Speed (A) version:
  - Address Access time 30 ns
- Standard version:
  - Address Access time 45 ns
- Internal ECL circuitry for optimum speed/power performance over voltage and temperature
- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open-collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- I<sub>CC</sub> decreases as temperature increases

## GENERAL DESCRIPTION

The Am93415 and Am93425 are fully decoded 1024 x 1 RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input ( $\overline{CS}$ ) and either open-collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am74S138.


An active LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the data input ( $D_{IN}$ ) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output ( $D_{OUT}$ ).

During the writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive high-impedance state.

## BLOCK DIAGRAM



BD000632

## MODE SELECT TABLE


Inputs			Output	Mode
$\overline{CS}$	$\overline{WE}$	$D_{IN}$	$D_{OUT}$	
H	X	X	*Hi-Z	Not Selected
L	L	L	*Hi-Z	Write "0"
L	L	H	*Hi-Z	Write "1"
L	H	X	Selected Data	Read

H = HIGH L = LOW X = Don't Care  
\*Hi-Z implies outputs are disabled or off.  
This condition is defined as a high-impedance state for the Am93425 series and as an output high level for the Am93415 series.


## PRODUCT SELECTOR GUIDE

Access Time	20 ns	30 ns		40 ns	45 ns
Temperature Range	C	C	M	M	C
Open-Collector	Am93415SA	Am93415A	Am93415SA	Am93415A	Am93415A
Three-State	Am93425SA	Am93425A	Am93425SA	Am93425A	Am93425

## CONNECTION DIAGRAMS Top View



CD000900



CD000910


Note: Pin 1 is marked for orientation.

## ORDERING INFORMATION (Cont'd.)

### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. Optional Processing**



Valid Combinations	
AM93415SA	PC, PCB, DC, DCB
AM93425SA	
AM93415A	
AM93425A	
AM93415	
AM93425	

### Valid Combinations


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

# ORDERING INFORMATION

## CPL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of:

- A. Device Number**
- B. Speed Option** (if applicable)
- C. Package Type**
- D. Temperature Range**
- E. CPL Status**



Valid Combinations	
AM93425SA	/DMC, /FMC, /LMC
AM93415SA	
AM93425A	
AM93415A	

### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature ..... -65 to +150°C  
 Ambient Temperature with  
 Power Applied ..... -55 to +125°C  
 Supply Voltage ..... -0.5 V to +7.0 V  
 DC Voltage Applied to Outputs ..... -0.5 V to +V<sub>CC</sub> Max.  
 DC Input Voltage ..... -0.5 V to +5.5 V  
 DC Input Current ..... -30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

## OPERATING RANGES (Note 6)

Commercial (C) Devices

Temperature ..... 0 to +70°C  
 Supply Voltage ..... +4.75 V to +5.25 V

Military (M) Devices

Temperature ..... -55 to +125°C  
 Supply Voltage ..... +4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

## DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions		Min.	Typ. (Note 1)	Max.	Units
V <sub>OH</sub> (Note 2)	Output HIGH Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -10.3 mA COM'L I <sub>OH</sub> = -5.2 mA MIL	2.4	3.4		Volts
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 16 mA		0.33	0.45	Volts
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input logical HIGH voltage for all inputs		2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
I <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V			-90	-400	μA
I <sub>IH</sub>	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V			1	40	μA
I <sub>SC</sub> (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 5)		-20	-50	-100	mA
I <sub>CC</sub>	Power Supply Current	All inputs = GND V <sub>CC</sub> = Max.	SA Device A and STD Devices			150 125	mA
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -10 mA			-0.850	-1.5	Volts
I <sub>CEX</sub>	Output Leakage Current	V <sub>CS</sub> = V <sub>IH</sub> or V <sub>WE</sub> = V <sub>IL</sub> V <sub>OUT</sub> = 2.4 V	Am93415 Series Only		0	100	μA
			Am93425 Series Only		0	50	
			Am93425 Series Only	-50	0		
C <sub>IN</sub>	Input Pin Capacitance	See Note 4			8		pF
C <sub>OUT</sub>	Output Pin Capacitance	See Note 4			10		pF

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0 V and T<sub>A</sub> = 25°C.

2. This applies only to devices with three-state output. (Am93L425 series)

3. These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.

4. Input and output capacitance measured on a sample basis using pulse technique.

5. Duration of the short circuit test should not be more than one second.


6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>.

θ<sub>JA</sub> ≈ 60°/W (with moving air) for CeramicDIP.


θ<sub>JC</sub> ≈ 10 - 17°/W for Flatpack.

\*See the last page of this spec for Group A Subgroup Testing information.

# SWITCHING TEST CIRCUIT



# SWITCHING TEST WAVEFORM



# KEY TO SWITCHING WAVEFORMS

WAVEFORM	INPUTS	OUTPUTS
	MUST BE STEADY	WILL BE STEADY
	MAY CHANGE FROM H TO L	WILL BE CHANGING FROM H TO L
	MAY CHANGE FROM L TO H	WILL BE CHANGING FROM L TO H
	DON'T CARE: ANY CHANGE PERMITTED	CHANGING, STATE UNKNOWN
	DOES NOT APPLY	CENTER LINE IS HIGH IMPEDANCE "OFF" STATE

See notes 1, 2 and 3 of Switching Characteristics.

KS000010

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am93415SA/25SA				Am93415A/25A				Units
			C devices		M devices		C devices		M devices		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output		20		30		30		40	ns
2	$t_{PHL}(A)$										
3	$t_{PZH}CS$	Delay from Chip Select to Active Output and Correct Data		15		25		20		30	ns
4	$t_{PZL}CS$										
5	$t_{PZH}(WE)$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		15		25		25		35	ns
6	$t_{PZL}(WE)$										
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	5		5		5		5		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	0		5		5		5		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	0		5		5		5		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	0		5		5		5		ns
11	$t_s(CS)$	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
12	$t_h(CS)$	Hold Time Chip Select (After Termination of Write)	0		5		5		5		ns
13	$t_{pw}(WE)$	Min. Write Enable Pulse Width to Insure Write	15		25		20		30		ns
14	$t_{PHZ}(CS)$	Delay from Chip Select to Inactive Output (Hi-Z)		20		30		20		30	ns
15	$t_{PLZ}(CS)$										
16	$t_{PHZ}(WE)$	Delay from Write Enable to Inactive Output (Hi-Z)		15		25		20		30	ns
17	$t_{PLZ}(WE)$										

\*See the last page of this spec for Group A Subgroup Testing information.


# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

No.	Parameter Symbol	Parameter Description	Am93415/25		Units
			C devices		
			Min.	Max.	
1	$t_{PLH}(A)$	Delay from Address to Output (Address Access Time)		45	ns
2	$t_{PHL}(A)$				
3	$t_{PZH}(CS)$	Delay from Chip Select to Active Output and Correct Data		35	ns
4	$t_{PZL}(CS)$				
5	$t_{PZH}(WE)$	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		40	ns
6	$t_{PZL}(WE)$				
7	$t_s(A)$	Setup Time Address (Prior to Initiation of Write)	10		ns
8	$t_h(A)$	Hold Time Address (After Termination of Write)	5		ns
9	$t_s(DI)$	Setup Time Data Input (Prior to Initiation of Write)	5		ns
10	$t_h(DI)$	Hold Time Data Input (After Termination of Write)	5		ns
11	$t_s(CS)$	Setup Time Chip Select (Prior to Initiation of Write)	5		ns
12	$t_h(CS)$	Hold Time Chip Select (After Termination of Write)	5		ns
13	$t_{pw}(WE)$	Min. Write Enable Pulse Width to Insure Write	30		ns
14	$t_{PHZ}(CS)$	Delay from Chip Select to Inactive Output (Hi-Z)		35	ns
15	$t_{PLZ}(CS)$				
16	$t_{PHZ}(WE)$	Delay from Write Enable to Inactive Output (Hi-Z)		35	
17	$t_{PLZ}(WE)$				


- Notes: 1.  $t_{PLH}(A)$  and  $t_{PHL}(A)$  are tested with  $S_1$  closed and  $C_L = 30$  pF with both input and output timing referenced to 1.5 V.
2. For open-collector devices (Am93415 series), all delays from Write Enable (WE) or Chip Select (CE) inputs to the Data Output (DOUT),  $t_{PLZ}(WE)$ ,  $t_{PLZ}(CS)$ ,  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed and  $C_L = 30$  pF; and with both the input and output timing referenced to 1.5 V.
3. For three-state output devices (Am93425 series),  $t_{PZH}(WE)$  and  $t_{PZH}(CS)$  are measured with  $S_1$  open,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{PZL}(WE)$  and  $t_{PZL}(CS)$  are measured with  $S_1$  closed,  $C_L = 30$  pF and with both the input and output timing referenced to 1.5 V.  $t_{HZ}(WE)$  and  $t_{PHZ}(CS)$  are measured with  $S_1$  open and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input to the  $V_{OH} - 500$  mV level on the output.  $t_{PLZ}(WE)$  and  $t_{PLZ}(CS)$  are measured with  $S_1$  closed and  $C_L \leq 5$  pF and are measured between the 1.5 V level on the input and the  $V_{OL} + 500$  mV level on the output.

\*See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING WAVEFORMS



Write Mode



Switching delays from address and chip select inputs to the data output. For the Am93425SA/A/425, disabled output is OFF, represented by a single center line. For the Am93415SA/A/415, a disabled output is HIGH.

Read Mode

## GROUP A SUBGROUP TESTING

### DC CHARACTERISTICS

Parameter Symbol	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub>	1, 2, 3
I <sub>IL</sub>	1, 2, 3
I <sub>IH</sub>	1, 2, 3
I <sub>SC</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
V <sub>CL</sub>	1, 2, 3
I <sub>CEX</sub>	1, 2, 3

### SWITCHING CHARACTERISTICS

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	11	t <sub>s</sub> (CS)	9, 10, 11
3	t <sub>PZH</sub> (CS)	9, 10, 11	12	t <sub>h</sub> (CS)	9, 10, 11
4	t <sub>PZL</sub> (CS)	9, 10, 11	13	t <sub>pw</sub> (WE)	9, 10, 11
5	t <sub>PZH</sub> (WE)	9, 10, 11	14	t <sub>PHZ</sub> (CS)	9, 10, 11
6	t <sub>PZL</sub> (WE)	9, 10, 11	15	t <sub>PLZ</sub> (CS)	9, 10, 11
7	t <sub>s</sub> (A)	9, 10, 11	16	t <sub>PLZ</sub> (WE)	9, 10, 11
8	t <sub>h</sub> (A)	9, 10, 11	17	t <sub>PHZ</sub> (WE)	9, 10, 11
9	t <sub>s</sub> (DI)	9, 10, 11			

### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.