Am25S09

Quad Two-Input, High-Speed Register

DISTINCTIVE CHARACTERISTICS

- Four-bit register accepts data from one of two 4-bit input fields.
- · Edge-triggered clock action


- · High-speed Schottky technology.
- Electrically tested and optically inspected dice for the assemblers of hybrid products.

GENERAL DESCRIPTION

The Am25S09 is a dual port high-speed, four-bit register using advanced Schottky technology to reduce the effect of transistor storage time. The register consists of four D flipflops with a buffered common clock, and a two-input multiplexer at the input of each flip-flop. A common select line, S, controls the four multiplexers. Data on the four

inputs selected by the S line is stored in the four flip-flops at the clock LOW-to-HIGH transition. When the S input is LOW, the D_{iA} input data will be stored in the register. When the S input is HIGH, the D_{iB} input data will be stored in the register.


BLOCK DIAGRAM



RELATED PRODUCTS

Part No.	Description		
Am25LS09	Low Power Version		
Am25S07/08	6/4-Bit Register		
Am25LS07/08	6/4-Bit Low Power Register		


CONNECTION DIAGRAM Top View




Note: Pin 1 is marked for orientation

LOGIC SYMBOL

METALLIZATION AND PAD LAYOUT






DIE SIZE: 0.067" x 0.073"

ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Valid Combinations				
Am25S09	PC DC, DM FM XC, XM			

Valid Combinations

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

PIN DESCRIPTION


Pin No.	Name	1/0	Description
3 6 11 14	D _{0A} , D _{1A} , D _{2A} , D _{3A}	1	The "A" word into the two-input multiplexer of the D flip-flops.
4 5 12 13	D _{0B} , D _{1B} , D _{2B} , D _{3B}	ı	The "B" word into the two-input multiplexer of the D flip-flops.
2,7 10,15	Q ₀ , Q ₁ , Q ₂ , Q ₃	0	The outputs of the four D-type flip-flops of the register.
1	S	I	Select. When the select is LOW, the A word is applied to the D inputs of the flip-flops. When the select is HIGH, the B word is applied to the D inputs of the flip-flops.
9	СР	T	Clock Pulse. Clock pulse for the register. Enters data on the LOW-to-HIGH transition of the clock line.

FUNCTION TABLE


SELECT S	CLOCK CP	DATA D _{IA}	INPUTS D _{IB}	OUTPUT Q _i
L	1	L	Х	L
L	t	Н	х	Н
Н	t	X	L	L
Н	t	×	н	Н

H = HIGH Voltage Level

L = LOW Voltage Level i = 0, 1, 2, or 3



Am25S09 used in 258 x 4 memory system with load/recirculate control, and 1 x 4 static test capability for the system. MOS interface is one load at each end. This circuit is especially useful in digital filtering where special algorithms require a static single step operation for testing purposes.



Am25S09 used to store a word from either data bus A or data bus B.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Temperature (Ambient) Under Bias55°C to +125°C
Supply Voltage to Ground Potential
(Pin 16 to Pin 8) Continuous0.5V to +7.0V
DC Voltage Applied to Outputs For
High Output State0.5V to +V _{CC} max
DC Input Voltage0.5V to +5.5V
DC Output Current, Into Outputs
DC Input Current30mA to +5.0mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices Temperature	0°C to +70°C
Supply Voltage	+ 4.75V to + 5.25V
Military (M) Devices	
Temperature	55°C to +125°C
Supply Voltage	+ 4.5V to + 5.5V
Operating ranges define those limits ality of the device is guaranteed.	over which the function-

DC CHARACTERISTICS over operating range unless otherwise specified

Parameters	Description	Test Conditions (Note 2)			Typ (Note 1)	Max	Units
		V _{CC} = MIN, I _{OH} = -1.0mA	COM'L	2.7	3.4		
V _{OH}	Output HIGH Voltage	VIN = VIH or VIL	MIL	2.5	3.4		Volts
Vol	Output LOW Voltage	V _{CC} = MIN, I _{OL} = 20mA V _{IN} = V _{IH} or V _{IL}			0.3	0.5	Volts
V _{IH}	Input HIGH Level	Guaranteed input logical HIGH Voltage for all inputs		2.0			Volts
ViL	Input LOW Level	Guaranteed input logical LOW voltage for all inputs				0.8	Volts
Vi	Input Clamp Voltage	V _{CC} = MIN, I _{IN} = -18mA				-1.2	Volts
I _{IL} (Note 3)	Input Load Input LOW Current	$V_{CC} = MAX, V_{IN} = 0.5V$			-	-2	mA
IH (Note 3)	Unit Load Input HIGH Current	$V_{CC} = MAX, V_{IN} = 2.7V$				50	μА
11	Input HIGH Current	$V_{CC} = MAX, V_{IN} = 5.5V$				1.0	mA
Isc	Output Short Circuit Current (Note 4)	V _{CC} = MAX		-40		-100	mA
loc	Power Supply Current	V _{CC} = MAX (Note 5)			75	120	mA

Notes:

es:
1. Typical limits are at V_{CC} = 5.0V, 25°C ambient and maximum loading.
2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.
3. Actual input currents = Unit Load Current x input Load Factor (See Loading Rules).
4. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.
5. Measured with Select and Clock inputs at 4.5V; all data inputs at 0V; all outputs open.

SWITCHING CHARACTERISTICS (TA = +25°C)


Parameters	Description	Test Conditions	Min	Тур	Max	Units
	Clock to Q HIGH			8	12	ns
tplH tpHL	Clock to Q LOW			11.5	17	ns
tow	Clock Pulse Width		7			ns
ts	Data Set-up Time	$V_{CC} = 5.0V, C_L = 15pF, R_L = 280\Omega$	5.5			ns
ts	Select Input Set-up Time		10			ns
th	Data Hold Time		3			ns
th	Select Input Hold Time		3		<u>L,</u>	ns

LOADING RULES (In Unit Loads)

			Fan-out		
Input/Output	Pin Nos.	Input Unit Load	Output HIGH	Output LOW	
S	1	1	-	1	
Q ₀	2	-	20	10	
D _{0A}	3	1		-	
D _{0B}	4	1	-	-	
D _{1B}	5	1	1	-	
D _{1A}	6	1	-	-	
Q ₁	7	-	20	10	
GND	8	-	-	_	
CP	9	1	_	-	
Q ₂	10	-	20	10	
D _{2A}	11	1	-	-	
Q _{2B}	1	1	-	-	
D _{3B}	13	1	-	_	
D _{3A}	14	1	-	-	
Q ₃	15	-	20	10	
Vcc	16	-	-	-	

A Schottky TTL Unit Load is defined as $50\mu\text{A}$ measured at 2.7V HIGH and -2.0mA measured at 0.5V LOW.

SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown