

# AM25LS2519

# Quad Register with Two Independently Controlled Three-State Outputs

The AM25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flip-flops is enabled at the three-state outputs when the output control  $(\overline{OE})$  input is LOW. When the appropriate  $\overline{OE}$  input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs - W and Y - are provided such that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or non-inverting.

# Rochester Electronics Manufactured Components

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceeds the OCM data sheet.

# **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-38535
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)
  - Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

Quad Register with Two Independently Controlled Three-State Outputs

#### DISTINCTIVE CHARACTERISTICS

Two sets of fully buffered three-state outputs

101556

- Four D-type flip-flops
- Polarity control on W outputs
- Buffered common clock enable


- Buffered common asynchronous clear
- Separate buffered common output enable for each set of outputs

#### **GENERAL DESCRIPTION**

The Am25LS2519 consists of four D-type flip-flops with a buffered common clock enable. Information meeting the set-up and hold time requirements on the D inputs is transferred to the flip-flop outputs on the LOW-to-HIGH transition of the clock. Data on the Q outputs of the flipflops is enabled at the three-state outputs when the output control (OE) input is LOW. When the appropriate OE input is HIGH, the outputs are in the high impedance state. Two independent sets of outputs - W and Y - are provided such that the register can simultaneously and independently drive two buses. One set of outputs contains a polarity control such that the outputs can either be inverting or noninverting.

The device also features an active LOW asynchronous clear. When the clear input is LOW, the Q output of the internal flip-flops are forced LOW independent of the other inputs. The Am25LS2519 is packaged in a space saving (0.3-inch row spacing) 20-pin package.

#### **BLOCK DIAGRAM**



#### RELATED PRODUCTS

| Part No.        | Description     |
|-----------------|-----------------|
| Am25S18, Am2918 | Quad D Register |
| Am25LS2518      | Quad D Register |

03660B




#### CONNECTION DIAGRAM Top View

D-20-1


L-20-1





Note: Pin 1 is marked for orientation


# METALLIZATION AND PAD LAYOUT



DIE SIZE 0.083" x 0.099"

#### ORDERING INFORMATION

AMD products are available in several packages and operating ranges. The order number is formed by a combination of the following: Device number, speed option (if applicable), package type, operating range and screening option (if desired).



Device type Quad D Register

| Valid Cor  | mbinations                             |
|------------|--|
| Am25LS2519 | PC<br>DC, DM<br>FM<br>LC, LM<br>XC, XM |

### **Valid Combinations**

Consult the AMD sales office in your area to determine if a device is currently available in the combination you wish.

03660B

| PIN DESCRIPTION |               |     |   |  |  |  |  |  |
|-----------------|---------------|-----|---|--|--|--|--|--|
| Pin No.         | Name          | 1/0 | Description   |  |  |  |  |  |
|                 | Di            | 1   | Any of the four D flip-flop data lines.   |  |  |  |  |  |
| 17              | Ē             | 1   | Clock Enable. When LOW, the data is entered into the register on the next clock LOW-to-HIGH transition. When HIGH, the data in the register remains unchanged, regardless of the data in.   |  |  |  |  |  |
| 9               | CP            | i   | Clock Pulse. Data is entered into the register on the LOW-to-HIGH transition.   |  |  |  |  |  |
| 7, 8            | OE-W,<br>OE-Y | 0   | Output Enable. When $\overline{\text{OE}}$ is LOW, the register is enable to the output. When HIGH, the output is in the high-impedance state. The $\overline{\text{OE-W}}$ controls the W set of outputs, and $\overline{\text{OE-Y}}$ controls the Y set. |  |  |  |  |  |
|                 | Yi            | 0   | Any of the four non-inverting three-state output lines.   |  |  |  |  |  |
|                 | Wi            | 0   | Any of the four three-state outputs with polarity control.  |  |  |  |  |  |
| 18              | POL           | 0   | Polarity Control. The W <sub>i</sub> outputs will be non-inverting when POL is LOW, and when it is HIGH, the outputs are inverting.   |  |  |  |  |  |
| 19              | CLR           | 1   | Asynchronous Clear. When CLR is LOW, the internal Q flip-flops are reset to LOW.  |  |  |  |  |  |


#### **FUNCTION TABLE**

|                            |   | INPUTS      |             |             |                  |             |                  | INTERNAL             | NAL OUTPUTS                  |                                |  |
|----------------------------|---|-------------|-------------|-------------|------------------|-------------|------------------|----------------------|------------------------------|--------------------------------|--|
| FUNCTION                   | СР                                      | Di          | Ē           | CLR         | POL              | OE-W        | OE-Y             | Q                    | Wi                           | Yį                             |  |
| Output Three-State Control | X<br>X<br>X                             | X<br>X<br>X | X<br>X<br>X | X<br>X<br>X | X<br>X<br>X      | H           | L<br>H<br>H<br>L | NC<br>NC<br>NC<br>NC | Z<br>Enabled<br>Z<br>Enabled | Enabled<br>Z<br>Z<br>Enabled   |  |
| W <sub>i</sub> Polarity    | X                                       | X           | X           | X           | L                | L           | L<br>L           | NC<br>NC             | Non-Inverting<br>Inverting   | Non-Inverting<br>Non-Inverting |  |
| Asynchronous Clear         | X                                       | X           | X           | L           | L<br>H           | L           | L                | L                    | L<br>H                       | L<br>L                         |  |
| Clock Enabled              | † | X<br>L<br>H | H<br>L<br>L | H<br>H<br>H | X<br>L<br>H<br>L | X<br>L<br>L | X<br>L<br>L      | NC<br>L<br>L<br>H    | NC<br>L<br>H<br>H            | NC<br>L<br>H<br>H              |  |

L = LOW H = HIGH Z = High-Impedance

X = Don't Care
NC = No Change
† = LOW to HIGH Transition

#### **APPLICATION**



Convenient Register Content Monitor or Test Point

#### ABSOLUTE MAXIMUM RATINGS

| Storage Temperature65°C to +150°C             |
|---|
| Ambient Temperature Under Bias55°C to +125°C  |
| Supply Voltage to Ground Potential            |
| Continuous0.5V to +7.0V                       |
| DC Voltage Applied to Outputs For             |
| High Output State0.5V to +V <sub>CC</sub> max |
| DC Input Voltage0.5V to +7.0V                 |
| DC Output Current, Into Outputs               |
| DC Input Current30mA to +5.0mA                |

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

# **OPERATING RANGES**

| Commercial (C) Devices         0°C to +70°C           Supply Voltage         +4.75V to +5.25V |
|---|
| Military (M) Devices Temperature  |

# DC CHARACTERISTICS over operating range unless otherwise specified

| Parameters      | Description                               | Test Conditions (Note 2)  |                             |                                 | Min | Typ<br>(Note 1) | Max   | Units |
|-----------------|---|---|-----------------------------|---------------------------------|-----|-----------------|-------|-------|
|                 |   | V <sub>CC</sub> = MIN   | MIL, IOH                    | = - 1.0mA                       | 2.4 | 3.4             |       |       |
| VoH             | Output HIGH Voltage                       | VIN = VIH or VIL  | COM'L, IO                   | COM'L, I <sub>OH</sub> = -2.6mA |     | 3.4             |       | Volts |
|                 |   |   | I <sub>OL</sub> = 4.0       | mA                              |     |                 | 0.4   |       |
| Va              | Output LOW Voltage                        | V <sub>CC</sub> = MIN   | I <sub>OL</sub> = 8.0r      | nA                              |     |                 | 0.45  | Volts |
| VOL             | Couput COTT Tomage                        | VIN = VIH or VIL  | I <sub>OL</sub> = 12m       | A                               |     |                 | 0.5   |       |
| V <sub>IH</sub> | Input HIGH Level                          | Guaranteed input logical HIGH voltage for all inputs            |                             |                                 | 2.0 |                 |       | Volts |
|                 |   | Guaranteed input logical LOW voltage for all inputs.  MIL COM'L |                             | MIL                             |     |                 | 0.7   |       |
| V <sub>1L</sub> | Input LOW Level                           |   |                             |                                 |     | 0.8             | Volts |       |
| Vi              | Input Clamp Voltage                       | VCC = MIN, IN = -   | 8mA                         |                                 |     |                 | -1.5  | Volts |
| lil.            | Input LOW Current                         | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0                      | ).4V                        |                                 |     |                 | -0.36 | mA    |
| liH.            | Input HIGH Current                        | V <sub>CC</sub> = MAX, V <sub>IN</sub> = 2                      | 2.7V                        |                                 |     |                 | 20    | μА    |
| 1,              | Input HIGH Current                        | V <sub>CC</sub> = MAX, V <sub>IN</sub> =                        | 7.0V                        |                                 |     | 1               | 0.1   | mA    |
| ',              |   |   | V <sub>O</sub> = 0.4\       | ,                               |     | T               | -20   |       |
| loz             | Off-State (High-Impedance) Output Current | V <sub>CC</sub> = MAX   |                             |                                 |     |                 | 20    | μΑ    |
| Isc             | Output Short Circuit Current<br>(Note 3)  | V <sub>CC</sub> = MAX   |                             |                                 | -15 |                 | -85   | mA    |
|                 | Davies Supply Current                     |   |                             | MIL                             |     | 24              | 36    |       |
| Icc             | ICC Power Supply Current (Note 4)         |   | V <sub>CC</sub> = MAX COM'L |                                 |     | 24              | 39    | mA    |

Notes: 1. Typical limits are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.

2. For conditions shown as MIN or MAX, use the appropriate value specified under Operating Ranges for the applicable device type.

3. Not more than one output should be shorted at a time. Duration of the short circuit test should not exceed one second.

4. Inputs grounded; outputs open.

# SWITCHING CHARACTERISTICS ( $T_A = +25$ °C, $V_{CC} = 5.0V$ )

| Parameters       | Description                               |                 | Test Conditions                                 | Min     | Тур | Max | Units |
|------------------|---|-----------------|---|---------|-----|-----|-------|
| tphL .           |   |                 |   |         | 22  | 33  | ns    |
| tpHL             | Clock to Yi                               |                 |   |         | 20  | 30  |       |
| tpLH             | Clock to Wi                               | -17             |   |         | 24  | 36  |       |
| tphL             | (Either Polarity)                         |                 |   |         | 24  | 36  | ns    |
| 1 <sub>PHL</sub> | Clear to Yi                               |                 |   |         | 29  | 43  | ns    |
| 1 <sub>PLH</sub> |   |                 |   | 179.1-2 | 25  | 37  | ns    |
| t <sub>PHL</sub> | Clear to Wi                               |                 |   |         | 30  | 45  |       |
| I <sub>PLH</sub> |   |                 |   | 740.00  | 23  | 34  |       |
| 1PHL             | Polarity to Wi                            |                 | C <sub>L</sub> = 15pF                           |         | 25  | 37  | ns    |
| tpw              | Clear                                     |                 | $R_L = 2.0k\Omega$                              | 18      |     |     | ns    |
| -                | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2     | LOW             |   | 15      |     |     | ns    |
| lpw              | Clock Pulse Width                         | HIGH            | 1 [   | 18      |     |     |       |
| ts               | Data                                      |                 |   | 15      |     |     | ns    |
| th               | Data                                      |                 |   | 5       |     |     | ns    |
| ts               | Data Enable                               |                 |   | 20      |     |     | ns    |
| th               | Data Enable                               |                 | ] [   | 0       |     |     | ns    |
| ts               | Set-up Time, Clear<br>Recovery (Inactive) | to clock        |   | 20      | 15  |     | ns    |
| tzH              |   |                 |   |         | 11  | 17  |       |
| tzL              | Output Enable to W or Y                   |                 |   |         | 13  | 20  | ns    |
| tHZ              | Output Enable to W or Y                   |                 | C <sub>L</sub> = 5.0pF                          |         | 13  | 20  |       |
| tLZ              |   |                 | $R_L = 2.0k\Omega$                              | ,       | 11  | 17  | ns    |
| f <sub>max</sub> | Maximum Clock Fre                         | quency (Note 1) | C <sub>L</sub> = 15pF<br>R <sub>L</sub> = 2.0kΩ | 35      | 45  |     | MHz   |


Note 1. Per industry convention, f<sub>max</sub> is the worst case value of the maximum device operating frequency with no constraints on t<sub>f</sub>, t<sub>f</sub>, pulse width or duty cycle.

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

|                  |                            |                               |                                       | COMM | ERCIAL | MILI       |      |       |
|------------------|----------------------------|-------------------------------|---------------------------------------|------|--------|------------|------|-------|
| Parameters       |                            |                               | n                                     | Am25 | LS2519 | Am25LS2519 |      |       |
|                  | De                         | scription                     | Test Conditions                       | Min  | Max    | Min        | Max  | Units |
| t <sub>PLH</sub> |                            |                               |                                       |      | 39     |            | 42   | ]     |
| tpHL             | Clock to Yi                |                               |                                       |      | 39     |            | 45   | ns    |
| tpLH             | Clock to W                 |                               | 1 [                                   |      | 41     |            | 43   |       |
| tphL             | (Either Pola               | rity)                         |                                       |      | 44     |            | 48   | ns    |
| t <sub>PHL</sub> | Clear to Yi                |                               | 1 [                                   |      | 52     |            | 58   | ns    |
| tpLH             | Clear to W <sub>i</sub>    |                               | 1 [                                   |      | 42     |            | 43   |       |
| tpHL             |                            |                               |                                       | 7    | 51     | 77.5316    | 53   | ns    |
| tpLH             |                            |                               | 7 [                                   |      | 41     |            | 45   |       |
| t <sub>PHL</sub> |                            |                               | C <sub>L</sub> = 50pF                 |      | 42     |            | 44   | ns    |
| t <sub>pw</sub>  | Clear                      |                               | $R_L = 2.0k\Omega$                    | 20   |        | 20         |      | ns    |
| F                | erne ur                    | LOW                           | 1 [                                   | 20   |        | 20         | 100  |       |
| t <sub>pw</sub>  | Clock                      | HIGH                          | 1 [                                   | 20   |        | 20         |      | ns    |
| ts               | Data                       |                               |                                       | 15   |        | 15         |      | ns    |
| th               | Data                       |                               |                                       | 10   |        | 10         |      | ns    |
| ts               | Data Enable                | Э                             | 1 [                                   | 25   |        | 25         |      | ns    |
| th               | Data Enable                | в                             |                                       | 0    |        | 0          | 2000 | ns    |
| ts               | Set-up Time<br>Recovery (I | e, Clear<br>nactive) to Clock |                                       | 23   |        | 24         |      | ns    |
| tzн              |                            |                               |                                       |      | 24     |            | 27   | _     |
| tzı              | Output Enable to Wi or Yi  |                               |                                       | 4 22 | 29     |            | 35   |       |
| tHZ              | Output Enable to Wi or Yi  |                               | C <sub>i</sub> = 5.0pF                |      | 33     |            | 45   | ns    |
| 1LZ              |                            |                               | $C_L = 5.0 pF$<br>$R_L = 2.0 k\Omega$ | 1000 | 22     |            | 26   | 115   |
| f <sub>max</sub> | Maximum (<br>(Note 1)      | Clock Frequency               | $C_L = 5.0 pF$<br>$R_L = 2.0 k\Omega$ | 30   |        | 25         |      | MHz   |

\*AC performance over the operating temperature range is guaranteed by testing defined in Group A, Subgroup 9.

# Am25LS2519 LOW-POWER SCHOTTKY INPUT/OUTPUT CURRENT INTERFACE CONDITIONS



Note: Actual current flow direction shown.