#### DISTINCTIVE CHARACTERISTICS

- Fully decoded 1024-word x 1-bit RAMs
- Ultra-high speed (SA) version:
   Address Access time 20 ns
   High Speed (A) version:

Address Access time 30 ns Standard version:

Address Access time 45 ns

Internal ECL circuitry for optimum speed/power performance over voltage and temperature

- Output preconditioned during write to eliminate write recovery glitch
- Available with three-state outputs (Am93425 series) or with open-collector outputs (Am93415 series)
- Electrically tested and optically inspected die for the assemblers of hybrid products
- Plug in replacement for Fairchild 93415A/415 and 93425A/425, and Intel 2115/2125 series
- I<sub>CC</sub> decreases as temperature increases

#### **GENERAL DESCRIPTION**

The Am93415 and Am93425 are fully decoded 1024 x 1 RAMs built with Schottky diode clamped transistors in conjunction with internal ECL circuitry. They are ideal for use in high-speed control and buffer memory applications. Easy memory expansion is provided by an active LOW chip select input (CS) and either open-collector or three-state outputs. Chip selection for large memory systems can be controlled by active LOW output decoders such as the Am745138.


An active LOW write line ( $\overline{WE}$ ) controls the writing/reading operation of the memory. When the chip select and write lines are LOW, the information on the data input ( $D_{IN}$ ) is

written into the addressed memory word and the output circuitry preconditioned so that true data is present at the outputs when the write cycle is complete. This preconditioning operation insures minimum write recovery times by eliminating the "write recovery glitch."

Reading is performed with the chip select line LOW and the write line HIGH. The information stored in the addressed word is read out on the noninverting output (D<sub>OUT</sub>).

During the writing operation or any time the chip select line is HIGH, the output of the memory goes to an inactive high-impedance state.

#### **BLOCK DIAGRAM**



#### MODE SELECT TABLE

	Inputa		Output	
ĊS	WE	DIN	DOUT	Mode
Н	Х	Х	*Hi-Z	Not Selected
L	L	L	*Hi-Z	Write "0"
L	L	Н	*Hi-Z	Write "1"
L	н	х	Selected Data	Read

H = HIGH L = LOW X = Don't Care


\*Hi-Z implies outputs are disabled or off.


This condition is defined as a high-impedance state for the Am93425 series and as an output high level for the Am93415 series.

#### PRODUCT SELECTOR GUIDE

Access Time	20 ns	30	ns	40 ns	45 ns
Temperature Range	С	С	М	М	С
Open-Collector	Am93415SA	Am93415A	Am93415SA	Am93415A	Am93415A
Three-State	Am93425SA	Am93425A	Am93425SA	Am93425A	Am93425

# CONNECTION DIAGRAMS Top View






Note: Pin 1 is marked for orientation.

#### **ORDERING INFORMATION** (Cont'd.)

#### Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: **A. Device Number** 

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. Optional Processing



Valid	Valid Combinations						
AM93415SA							
AM93425SA							
AM93415A	PC, PCB,						
AM93425A	DC, DCB						
AM93415							
AM93425							

#### **Valid Combinations**


Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.

#### ORDERING INFORMATION

#### **CPL Products**

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. CPL (Controlled Products List) products are processed in accordance with MIL-STD-883C, but are inherently non-compliant because of package, solderability, or surface treatment exceptions to those specifications. The order number (Valid Combination) for APL products is formed by a combination of: A. Device Number

- B. Speed Option (if applicable)
- C. Package Type
- D. Temperature Range
- E. CPL Status



Valid Combinations					
AM93425SA					
AM93415SA	/DMC,				
AM93425A	/FMC, /LMC				
AM93415A	- /LMIC				

#### Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations or to check for newly released valid combinations.

#### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature	65 to +150°C
Ambient Temperature with	
Power Applied	55 to +125°C
Supply Voltage	0.5 V to +7.0 V
DC Voltage Applied to Outputs	0.5 V to +V <sub>CC</sub> Max.
DC Input Voltage	0.5 V to +5.5 V
DC Input Current	30 mA to +5 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

#### **OPERATING RANGES** (Note 6)

Commercial (C) Devices	
Temperature	0 to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Temperature	55 to +125°C
Supply Voltage	+4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

#### DC CHARACTERISTICS over operating range unless otherwise specified\*

Parameter Symbol	Parameter Description	Test Conditions				Min.	Typ. (Note 1)	Max.	Units
VoH	Output HIGH Voltage	V <sub>CC</sub> = Min.,	Min., IOH = -10.3 mA COM		COM'L	2.4	3.4		Volts
(Note 2)		VIN = VIH or VIL	IOH = -5	.2 mA	MIL	7	5		
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>			I <sub>OL</sub> = 16 mA		0.33	0.45	Volts
V <sub>IH</sub>	Input HIGH Level (Note 3)	Guaranteed input	logical HIG	H voltage	for all inputs	2.1			Volts
V <sub>IL</sub>	Input LOW Level (Note 3)	Guaranteed input	logical LO	W voltage	for all inputs			0.8	Volts
l <sub>IL</sub>	Input LOW Current	V <sub>CC</sub> = Max., V <sub>IN</sub> =	V <sub>CC</sub> = Max., V <sub>IN</sub> = 0.40 V				-90	-400	μΑ
lн	Input HIGH Current	V <sub>CC</sub> = Max., V <sub>IN</sub> =	V <sub>CC</sub> = Max., V <sub>IN</sub> = 4.5 V				1	40	μΑ
lsc (Note 2)	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> (Note 5)	V <sub>CC</sub> = Max., V <sub>OUT</sub> = 0.0 V (Note 5)			-20	-50	-100	mA
lcc	Power Supply Current	All inputs = GND	SA Devi	се				150	mA
	Land Cappy Carroll	V <sub>CC</sub> = Max.	A and S	TD Device	s			125	1107
V <sub>CL</sub>	Input Clamp Voltage	V <sub>CC</sub> = Min., I <sub>IN</sub> = -	-10 mA				-0.850	-1.5	Volts
		VCS = VIH or VWE	= V <sub>IL</sub>	Am9341	5 Series Only		0	100	
ICEX	Output Leakage Current	V <sub>OUT</sub> = 2.4 V		Am9342	5 Series Only		0	50	μА
OEX		VCS = VIH or VWE = VIL VOUT = 0.5 V, VCC = Max.		Am9342	5 Series Only	-50	0		μ.,
CIN	Input Pin Capacitance	See Note 4	See Note 4				8		pF
Cout	Output Pin Capacitance	See Note 4	See Note 4			1	10		pF

Notes: 1. Typical limits are at  $V_{CC} = 5.0 \text{ V}$  and  $T_A = 25^{\circ}\text{C}$ .


- 2. This applies only to devices with three-state output. (Am93L425 series)
- These are absolute voltages with respect to device ground pin and include all overshoots due to system and/or tester noise. Do not attempt to test these values without suitable equipment.
- 4. Input and output capacitance measured on a sample basis using pulse technique.
- 5. Duration of the short circuit test should not be more than one second.
- 6. Operating specification with adequate time for temperature stabilization and transverse air flow exceeding 400 linear feet per minute. Conformance testing performed instantaneously where T<sub>A</sub> = T<sub>C</sub> = T<sub>J</sub>. θ<sub>JA</sub> ≈ 60°5w (with moving air) for CeramicDIP. θ<sub>JC</sub> ≈ 10 17°5w for Flatpack.


<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.

## SWITCHING TEST CIRCUIT

## SWITCHING TEST WAVEFORM

# KEY TO SWITCHING WAVEFORMS





MAY CHANGE FROM L TO HE CHANGING CHAN

See notes 1, 2 and 3 of Switching Characteristics.

KS000010

# SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			A	Am93415SA/25SA				Am93415A/25A			
	İ		C de	vices	M de	vices	C devices		M devices		1
No. Parameter Symbol	Parameter . Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Units	
2	t <sub>PLH</sub> (A)	Delay from Address to Output		20		30		30		40	ns
3	t <sub>PZH</sub> CS t <sub>PZL</sub> CS	Delay from Chip Select to Active Output and Correct Data		15		25		20		30	ns
5	t <sub>PZH</sub> (WE)	Delay from Write Enable to Active Output and Correct Data (Write Recovery)		15		25		25		35	ns
7	t <sub>s</sub> (A)	Setup Time Address (Prior to Initiation of Write)	5		5		5		5		ns
8	th(A)	Hold Time Address (After Termination of Write)	0		5		5		5		ns
9	t <sub>s</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	0		5		5		5		ns
10	t <sub>h</sub> (DI)	Hold Time Data Input (After Termination of Write)	0		5		5		5		ns
11	t <sub>s</sub> (ĈŜ)	Setup Time Chip Select (Prior to Initiation of Write)	5		5		5		5		ns
12	t <sub>h</sub> (CS)	Hold Time Chip Select (After Termination of Write)	0		5		5		5		ns
13	t <sub>pw</sub> (WE)	Min. Write Enable Pulse Width to Insure Write	15		25		20		30		ns
14	t <sub>PHZ</sub> (CS)	Delay from Chip Select to Inactive		20		30		20		30	ns
15	t <sub>PLZ</sub> (CS)	Output (Hi-Z)						20		30	110
16 17	t <sub>PHZ</sub> (WE) t <sub>PLZ</sub> (WE)	Delay from Write Enable to Inactive Output (Hi-Z)		15		25		20		30	ns

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.

#### SWITCHING CHARACTERISTICS over operating range unless otherwise specified\*

			Am93	415/25	
	No. Parameter Symbol		C de	1	
No.		Parameter Description	Min.	Max.	Units
1	t <sub>PLH</sub> (A)	Delay from Address to Output			
2	t <sub>PHL</sub> (A)	(Address Access Time)		45	ns
3	t <sub>PZH</sub> ( <del>CS</del> )	Delay from Chip Select to Active			
4	t <sub>PZL</sub> (CS)	Output and Correct Data		35	ns
5	t <sub>PZH</sub> (WE)	Delay from Write Enable to Active Output and Correct Data		40	ns
6	t <sub>PZL</sub> (WE)	(Write Recovery)		1	""
7	t <sub>s</sub> (A)	Setup Time Address (Prior to Initiation of Write)	10		ns
8	t <sub>h</sub> (A)	Hold Time Address (After Termination of Write)	5		ns
9	t <sub>s</sub> (DI)	Setup Time Data Input (Prior to Initiation of Write)	5		ns
10	t <sub>h</sub> (DI)	Hold Time Data Input (After Termination of Write)	5		ns
11	t <sub>s</sub> ( <del>CS</del> )	Setup Time Chip Select (Prior to Initiation of Write)	5		ns
12	th(CS)	Hold Time Chip Select (After Termination of Write)	5	1	ns
13	t <sub>pw</sub> (WE)	Min. Write Enable Pulse Width to Insure Write	30		ns
14	t <sub>PHZ</sub> (CS)	Delay from Chip Select to Inactive			†
15	t <sub>PLZ</sub> ( <del>CS</del> )	Output (Hi-Z)		35	ns
16	t <sub>PHZ</sub> (WE)	Delay from Write Enable to Inactive			<u> </u>
17	t <sub>PLZ</sub> (WE)	Output (Hi-Z)	İ	35	

Notes: 1. tpLH(A) and tpHL(A) are tested with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF with both input and output timing referenced to 1.5 V.


2. For open-collector devices (Am93415 series), all delays from Write Enable (WE) or Chip Select (CE) inputs to the Data Output (D<sub>OUT</sub>), tpLz(WE), tpLz(CS), tpzL(WE) and tpzL(CS) are measured with S<sub>1</sub> closed and C<sub>L</sub> = 30 pF; and with both the input and output timing referenced to 1.5 V.

...

output timing referenced to 1.5 V.

3. For three-state output devices (Am93425 series), tpZH(WE) and tpZH(CS) are measured with S₁ open, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpZL(WE) and tpZL(CS) are measured with S₁ closed, CL = 30 pF and with both the input and output timing referenced to 1.5 V. tpZ(WE) and tpZ(CS) are measured with S₁ open and CL ≤ 5 pF and are measured between the 1.5 V level on the input to the VOH -500 mV level on the output. tpLZ(WE) and tpZ(CS) are measured with S₁ closed and CL ≤ 5 pF and are measured between the 1.5 V level on the input and the VOL +500 mV level on the output.

<sup>\*</sup>See the last page of this spec for Group A Subgroup Testing information.




t<sub>PZH</sub>(WE) t<sub>PZL</sub>(WE)

WF001150

Write Mode

t<sub>PZH</sub>(<u>CS</u>) t<sub>PZL</sub>(CS)



Switching delays from address and chip select inputs to the data output. For the Am93425SA/A/425, disabled output is OFF, represented by a single center line. For the Am93415SA/A/415, a disabled output is HIGH.

#### Read Mode

#### **GROUP A SUBGROUP TESTING**

#### DC CHARACTERISTICS

Parameter Symbol	Subgroups
VoH	1, 2, 3
VOL	1, 2, 3
VIH	1, 2, 3
V <sub>IL</sub>	1, 2, 3
lit.	1, 2, 3
lін	1, 2, 3
Isc	1, 2, 3
loc	1, 2, 3
V <sub>CL</sub>	1, 2, 3
ICEX	1, 2, 3

#### **SWITCHING CHARACTERISTICS**

No.	Parameter Symbol	Subgroups	No.	Parameter Symbol	Subgroups
1	t <sub>PLH</sub> (A)	9, 10, 11	10	t <sub>h</sub> (DI)	9, 10, 11
2	t <sub>PHL</sub> (A)	9, 10, 11	11	t <sub>s</sub> ( <del>CS</del> )	9, 10, 11
3	t <sub>PZH</sub> ( <del>CS</del> )	9, 10, 11	12	th(CS)	9, 10, 11
4	t <sub>PZL</sub> (CS)	9, 10, 11	13	t <sub>pw</sub> (WE)	9, 10, 11
5	t <sub>PZH</sub> (WE)	9, 10, 11	14	t <sub>PHZ</sub> ( <del>CS</del> )	9, 10, 11
6	t <sub>PZL</sub> (WE)	9, 10, 11	15	t <sub>PLZ</sub> (CS)	9, 10, 11
7	t <sub>S</sub> (A)	9, 10, 11	16	t <sub>PLZ</sub> (WE)	9, 10, 11
8	t <sub>h</sub> (A)	9, 10, 11	17	t <sub>PHZ</sub> (WE)	9, 10, 11
9	t <sub>s</sub> (DI)	9, 10, 11			

#### MILITARY BURN-IN

Military burn-in is in accordance with the current revision of MIL-STD-883, Test Method 1015, Conditions A through E. Test conditions are selected at AMD's option.