




Cabamat : a		Update	Date	2023-01-	13				
Schematic			Create	Date	2022-11-	30			
Page		P1							D
Drawed	芯环科技(ChipLoop	Гесh)							
Reviewed		esp32s3+stm32f4							
		VER	SIZE		PAGE	1	OF	1	
		V1.0	A3		嘉立仓	JEDA	(EazyED	DA)	







	立创EDA	V1.0 A3 嘉立创EDA(EazyEDA)						4)	
		VER	SIZE		PAGE	1	0F	1	
Reviewed		esp32s3+stm32f4							
Drawed	芯环科技(ChipLoop	Tech)							
Page		P1				mber			
Schematic			Create	Date	2022-11-30)			
Schematic		Update	Date	2023-01-13	3				




Schematic	Type-C to TTL Uart					Date	2023-01-1	3		
Schematic	ı yı	Create	Date	2022-11-3	80					
Page		Part Nu	mber							
Drawed	芯环科技(ChipLoop	Гесh)	ech)							
Reviewed		esp32s3+stm32f4								
		VER SIZE PAGE 1 OF 1						1		
○ 嘉立创EDA		V1.0	А3	嘉立创EDA(EazyEDA)						



Schematic	STM32F446					Date	2023-01-1	13		
Scriematic		Create	Date	2023-01-0)6					
Page	P1				Part Nu	mber				
Drawed	芯环科技(ChipLoop	rech)								
Reviewed		esp32s3+stm32f4								
		VER	SIZE		PAGE	1	OF	1		
◇嘉立创EDA		V1.0 A3 嘉立创EDA(EazyED						(A)	_	



Schematic	IO Expender					Date	2023-01-1	3	
Scriematic		Create	Date	2023-01-0	06				
Page					Part Nu	mber			
Drawed	芯环科技(ChipLoop	Гесh)							
Reviewed			esp32s3+stm32f4						
		VER	SIZE		PAGE	1	OF	1	
○ 嘉立创EDA		V1.0	A3		嘉立创	EDA	(EazyED	A)	



Schematic	IO Expender					Date	2023-01-1	3		
Schematic		Create	Date	2023-01-0	6					
Page										
Drawed	芯环科技(ChipLoop	Гесh)								
Reviewed		esp32s3+stm32f4								
		VER	SIZE		PAGE	1	OF	1		
○ 嘉立创EDA		V1.0	А3		嘉立创	EDA	(EazyED	A)		