Trinity College Dublin

The University of Dublin

CS2022 Computer Architecture

Michael Manzke

Project 2

MICROCODED INSTRUCTION SET PROCESSOR

Student Name: Alexandra Silva

Student Number: 15325158

Table of contents

Register



The register is basically the same code used in the precious assignments. It works as expected for each edge when the signal is high on a given rising clock.

Mux2_1



In this multiplexer the values change between 0 and 1 and the output changes accordingly.

Mux2_8



This multiplexer takes the various inputs and produces an 8 bit output.

Mux2_16



This multiplexer goes through a series of changes as S goes between the values of 1 and 0. The output switches between the values of in0 and in1.

Mux3_1



This multiplexers output, Z, changes values according to the changing inputs of in0, in1, in2, s0 and s1.

Mux8_1



This multiplexer takes in various inputs and produces a 1 bit output.

Mux9_16



This multiplexer cycles through in0 to in 8 and takes all combinations of its inputs s0 to s3 to get the output signal Z.

Decoder



This waveform is correct as it goes through every possible combination of inputs, causing each and every output to turn high via register selection.

Full Adder



The full adder determines the correct carry for each input. Then the appropriate operations are performed resulting in the output shown.

Ripple Adder



The ripple adder has two inputs of 16 bits A and B. It determines the Cin, Cout and Vout flags which will all be either 0 or 1. The output Gout then gathers all this information to produce the signal shown.

Shifter



The shifter outputs left and right shifts according to the inputs given by B and S.

Circuit B



Logic Circuit B provides ab output depending on the constant input B and the varying input Sin.

Circuit A to B



Logic Circuit A to B has a selection pin that determines the operations that will be performed on the inputs. This is what causes the output to change despite the two constant inputs.

Instruction



Instruction has 4 outputs and 3 inputs. The way it works is that it loads an instruction from memory and performs it on the inputs. This then gives us our outputs.

Zero Fill



Zero Fill simply changes the input SB. As seen the output correlates to the changing input.

Program Counter



Extend



Arithmetic Logic Unit



This gives us the output G using the given inputs and a selct

Function unit



This raises the N, Z, C and V flags

Control Address Register



Memory



Memory both loads data in and stores it. Here I have loaded in values from the memory address 1 and 2 and stored them in the memory address 3. The data coming in is kept constant while the other input switches between the values of 1 and 0. When its 1 we get a value of 0000001001000001 and when its zero we get a value of 0000000000000000

Control Memory



Register File



This shows the registers, decoder and multiplexer8_16 working together. There is a slight delay at the beginning due to the amount of entities working and initializing. Output B is undefined for about 10ns

Datapath



Microprogrammed Controller



The Value I used to test tis out was 1101001000110111. With this input the following results should occur dr = 000, sa = 110, sb = 111 & td, ta, tb, mb, fs etc = 0.

Full Microprocessor