

dds_channel_0
s_axi
s_axi_aclk
s_axi_aresetn
sync
sample_out[15:0]
DDS sine channel
dds_channel_1
dds_channel_2
dds_channel_3
sync_gpio
S_AXI
GPIO
gpio_io_o[0:0]
AXI GPIO
dds_channel_4
dds_channel_5
dds_channel_6
dds_channel_7
microblaze_0_axi_periph
S00_AXI
ACLK
ARESETN
M00_AXI
M01_AXI
M02_AXI
M03_AXI
M04_AXI
M05_AXI
M06_AXI
M07_AXI
M08_AXI
M09_AXI
AXI Interconnect (Discontinued)
summer
clk
m0[15:0]
m1[15:0]
m2[15:0]
m3[15:0]
m4[15:0]
m5[15:0]
m6[15:0]
m7[15:0]
sum_out[15:0]
ovf
summer_v1_0
sd_dac
din[15:0]
dout
sd_dac_v1_0
dac_out
ovf_led
mdm_1
MBDEBUG_0
Debug_SYS_Rst
MicroBlaze Debug Module (MDM)
microblaze_0
INTERRUPT
DEBUG
Clk
Reset
MicroBlaze
DLMB
ILMB
M_AXI_DP
uart
UART
interrupt
AXI Uartlite
rst_clk_wiz_100M
slowest_sync_clk
ext_reset_in
aux_reset_in
mb_debug_sys_rst
dcm_locked
mb_reset
bus_struct_reset[0:0]
peripheral_reset[0:0]
interconnect_aresetn[0:0]
peripheral_aresetn[0:0]
Processor System Reset
clk_wiz
clk_in1
clk_out1
locked
Clocking Wizard
rst_n
clk
microblaze_0_local_memory
LMB_Clk
SYS_Rst