
FPGA_CTRL
FPGA_CTRL
FPGA_DONE_SOC
PROG_B_SOC
FPGA_INTB_SOC
FPGA_DONE_IOC
PROG_B_IOC
FPGA_INTB_IOC
BL_CLKI
BL_SIN
SOC_CTRL
SoC_CTRL
SOCFPGA_SCK_EEPROM
SOCFPGA_CSB_EEPROM
SOCFPGA_MISO_EEPROM
SOCFPGA_MOSI_EEPROM
IOC
IOC
IOC_FPGA_CSB
IOC_FPGA_SCK
IOC_FPGA_MOSI
IOC_FPGA_MISO
IOC_FPGA_IO1
IOC_FPGA_IO2
IOC_FPGA_IO3
IOC_FPGA_IO4
IOC_FPGA_IO5
IOC_FPGA_IO6
Layout:
Place with 1 share pin, and close as possible to the FPGA
R2160 NB FLASH_SCK
SOCFPGA_SCK_EEPROM
R2164 NB SOCFPGA_SCK
R2162 NB FLASH_DQ1
SOCFPGA_MISO_EEPROM
R2167 NB SOCFPGA_MISO
R2163 NB FLASH_DQ3
SOCFPGA_MOSI_EEPROM
R2165 NB SOCFPGA_MOSI
R2166 NB SOCFPGA_CSB
SOCFPGA_CSB_EEPROM
R2161 NB FLASH_CSB
IC2101
1/6_BANK0
FLASH_SCK F5 CCLK_0
VCCIO_3V3 R2173 3K3 H5 CFGBVS_0
G5 DONE_0
J5 PROGRAM_B_0
L5 INIT_B_0
VCCIO_3V3 R2144 330R
FPGA_DONE_IOC R2145 NB
FPGA_DONE_SOC R2172 22R
FPGA_DONE
VCCIO_3V3 R2156 3K3
PROG_B_IOC R2170 NB
PROG_B_SOC R2154 NB
PROG_B
VCCIO_3V3 R2147 3K3
FPGA_INTB_IOC R2146 NB
FPGA_INTB_SOC R2171 NB
FPGA_INTB
VCCIO_3V3 R2157 3K3 M5 M0_0
R2158 3K3 N5 M1_0
R2159 3K3 M6 M2_0
U
JTAG_TCK E5 TCK_0
JTAG_TDI L4 TDI_0
JTAG_TDO K4 TDO_0
JTAG_TMS K5 TMS_0
VCCO_0_E6 E6 VCCIO_3V3
VCCO_0_P5 P5 VCCIO_3V3
NC_F8 F8
NC_F9 F9
NC_D5 D5
DXP_0 J9 R2168 0R
DXN_0 J8 R2169 0R
U
NC_H8 H8
NC_G9 G9
NC_G8 G8
NC_H9 H9
XA7S15-1CSGA225
IC2101
2/6_BANK14
J11 IO_0_14
FLASH_DQ1 H15 IO_L1N_T0_D01_DIN_14
FLASH_DQ0 H14 IO_L1P_T0_D00_MOSI_14
FLASH_DQ3 R2126 100R K13 IO_L2N_T0_D03_14
FLASH_DQ2 R2125 100R J12 IO_L2P_T0_D02_14
K12 IO_L3N_T0_DQS_EMCCLK_14
U R2155 1K K11 IO_L3P_T0_DQS_PUDC_B_14
SOCFPGA_MOSI L15 IO_L4N_T0_D05_14
SOCFPGA_CSB K14 IO_L4P_T0_D04_14
SOCFPGA_MISO K15 IO_L5N_T0_D07_14
J15 IO_L5P_T0_D06_14
L12 IO_L6N_T0_D08_VREF_14
FLASH_CSB L11 IO_L6P_T0_FCS_B_14
IOC_FPGA_IO1 R2148 NB L14 IO_L7N_T1_D10_14
IOC_FPGA_IO2 R2149 NB L13 IO_L7P_T1_D09_14
IOC_FPGA_IO3 R2150 NB N13 IO_L8N_T1_D12_14
IOC_FPGA_IO4 R2151 NB M13 IO_L8P_T1_D11_14
IOC_FPGA_IO5 R2152 NB M15 IO_L9N_T1_DQS_D13_14
IOC_FPGA_IO6 R2153 NB M14 IO_L9P_T1_DQS_14
IOC_FPGA_MOSI N15 IO_L10N_T1_D15_14
IOC_FPGA_CSB N14 IO_L10P_T1_D14_14
IOC_FPGA_MISO P15 IO_L11N_T1_SRCC_14
IOC_FPGA_SCK P14 IO_L11P_T1_SRCC_14
NB R2104 R14 IO_L12N_T1_MRCC_14
FPGA_OSC R13 IO_L12P_T1_MRCC_14
M10 IO_L13N_T2_MRCC_14
M9 IO_L13P_T2_MRCC_14
VCCO_14_J14 J14 VCCIO_3V3
VCCO_14_M12 M12 VCCIO_3V3
VCCO_14_P9 P9 VCCIO_3V3
IO_L14N_T2_SRCC_14 P12
IO_L14P_T2_SRCC_14 N12 SOCFPGA_SCK
IO_L15N_T2_DQS_DOUT_CSO_B_14 N11
IO_L15P_T2_DQS_RDWR_B_14 N10
IO_L16N_T2_D31_14 P11
IO_L16P_T2_CSI_B_14 P10
IO_L17N_T2_D29_14 R10 BL_CLKI
IO_L17P_T2_D30_14 R9
IO_L18N_T2_D27_14 R12
IO_L18P_T2_D28_14 R11 BL_SIN
IO_L19N_T3_D25_VREF_14 M8
IO_L19P_T3_D26_14 M7
IO_L20N_T3_D23_14 N7
IO_L20P_T3_D24_14 N6
HP2100
IO_L21N_T3_DQS_D22_14 N9 FPGA_SYNC
IO_L21P_T3_DQS_14 N8 FPGA_RESET
IO_L22N_T3_D20_14 R8
IO_L22P_T3_D21_14 R7
IO_L23N_T3_D18_14 P7
IO_L23P_T3_D19_14 P6
IO_L24N_T3_D16_14 R6
IO_L24P_T3_D17_14 R5
IO_25_14 L10
XA7S15-1CSGA225


PWR
PWR
VCCIO_3V3
VCCIO_1V8
MP2110
FLASH_CSB R2130 100R
VCCIO_3V3 R2124 2K4
FLASH_DQ1 R2129 100R
MP2111
R2103 NB
U
FLASH_DQ2 4K7 R2132 VCCIO_3V3
IC2103
1 S
2 Q
3 W
4 GND
VCC 8
HOLD 7
C 6
D 5
IS25LP032D
FLASH_DQ3 R2133 4K7 VCCIO_3V3
R2128 100R FLASH_SCK
MP2109
MP2108
100R R2127
FLASH_DQ0
R2102 NB
C2109 100N
R2131 1K
VCCIO_3V3
C2112 100N
U


VCCIO_3V3
R2107 4K7
R2108 4K7
R2100 NB
R2109 4K7
MP2103
VCCIO_2V5 R2112 NB
VCCIO_3V3 R2116 0R
MP2104
JTAG_TMS R2120 47R
MP2105
JTAG_TCK R2121 47R
MP2106
JTAG_TDO R2122 47R
MP2107
JTAG_TDI R2123 47R
U
1
2
3
4
5
6
7
8
9
10
BU2100
10POL
,BU2100 for JTAG down load Interface


VCCIO_3V3
R2105 0R
R2101 NB
IC2102
1 O/S
2 G
G
V 4
O 3
24M576HZ
R2106 0R
FPGA_OSC
VCCIO_3V3
C2105 100N
U


VCCIO_3V3
VCCIO_3V3
R2181 10K
PROG_B_IOC
PROG_B_SOC
R2182 10K
VCC GND &
IC2106
SN74LVC1G08
R2174 0R
PROG_B
VCCIO_3V3
VCCIO_3V3
R2179 10K
FPGA_INTB_IOC
FPGA_INTB_SOC
R2180 10K
IC2105
SN74LVC1G08
R2175 NB
FPGA_INTB
VCCIO_3V3
VCCIO_3V3
R2177 10K
FPGA_RESET_IOC
FPGA_RESET_SOC
R2178 10K
IC2104
SN74LVC1G08
R2176 0R
FPGA_RESET
VCCIO_3V3
U
1
2
3
4
5

The reproduction, distribution and utilization of this document as well as the communication of its contents to others without explicit authorization is prohibited. Offenders will be held liable for the payment of damages. All rights reserved in the event of the grant of a patent, utility model or design.

Rev.	type of change	change-no.	date of change	auth.	checked

				date	name
HARMAN	Copyright reserved	Wiring modifications reserved	created		
			checked		

		Sheet	Sheets of	Sample
schematic		8	31	
FPGA_CONF		Type	Variant	Part Number
substitute for:	substitute by:		C143	