
Vypracovanie PC_6

Alexander Bekeč, 221096

Link to depository: https://github.com/alexander-bekec/Digital-electronics-1

1. Preparation task

Timing diagram



2. Display driver

Multiplexer proces design


Testbench

```
library ieee;
use ieee.std_logic_1164.all;
-- Entity declaration for testbench
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
-- Architecture body for testbench
_____
architecture testbench of tb_driver_7seg_4digits is
   -- Local constants
   constant c_CLK_100MHZ_PERIOD : time := 10 ns;
    --Local signals
   signal s_clk_100MHz : std_logic;
   signal s_reset : std_logic;
   signal s_data0_i : std_logic_vector(4-1 downto 0);
   signal s_data1_i : std_logic_vector(4-1 downto 0);
   signal s_data2_i : std_logic_vector(4-1 downto 0);
   signal s_data3_i : std_logic_vector(4-1 downto 0);
   signal s_dp_i : std_logic_vector(4-1 downto 0);
   signal s dp o : std logic;
   signal s_dig_o : std_logic_vector(4-1 downto 0);
   signal s_seg_o : std_logic_vector(7-1 downto 0);
begin
    -- Connecting testbench signals with driver_7seg_4digits entity
   -- (Unit Under Test)
   uut_display_driver : entity work.driver_7seg_4digits
       port map(
           reset => s_reset,
           clk => s_clk_100MHz,
           data0_i => s_data0_i,
           data1_i => s_data1_i,
```

```
data2_i => s_data2_i,
       data3_i => s_data3_i,
       dp_i \Rightarrow s_dp_i
       seg_o => s_seg_o,
       dig_o => s_dig_o,
       dp_o \Rightarrow s_dp_o
   );
-- Clock generation process
______
p_clk_gen : process
begin
   while now < 750 ns loop
                           -- 75 periods of 100MHz clock
       s_clk_100MHz <= '0';
       wait for c_CLK_100MHZ_PERIOD / 2;
       s_clk_100MHz <= '1';
       wait for c_CLK_100MHZ_PERIOD / 2;
   end loop;
   wait;
end process p_clk_gen;
-- Reset generation process
______
p_reset_gen : process
begin
   s_reset <= '1';
   wait for 12 ns;
   s_reset <= '0';</pre>
   wait for 120 ns;
   s_reset <= '1';</pre>
   wait for 12 ns;
   s_reset <= '0';</pre>
   wait;
end process p_reset_gen;
-- Data generation process
p stimulus : process
begin
   report "Stimulus process started" severity note;
       s_data0_i <= "0010";
       s_data1_i <= "0100";
       s_data2_i <= "0001";
       s_data3_i <= "0011";
       s_dp_i <= "0111";
       wait for 600 ns;
       s data0 i <= "0111";
```

```
s_data1_i <= "1000";
s_data2_i <= "0110";
s_data3_i <= "0101";
s_dp_i <= "1011";
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;</pre>
end architecture testbench;
```

Simulation Waveform



g_MAX of the clock_enable was changed to 4 instead of 400000.

Top

```
architecture Behavioral of top is
    -- No internal signals
begin
     -- Instance (copy) of driver_7seg_4digits entity
     driver_seg_4 : entity work.driver_7seg_4digits
          port map(
               clk
                            => CLK100MHZ,
                            => BTNC,
               reset
               data0_i(3) \Rightarrow SW(3),
               data0 i(2) \Rightarrow SW(2),
               data0_i(1) \Rightarrow SW(1),
               data0_i(0) \Rightarrow SW(0),
               data1_i(3) \Rightarrow SW(7),
               data1_i(2) \Rightarrow SW(6),
               data1_i(1) \Rightarrow SW(5),
               data1_i(0) \Rightarrow SW(4),
               data2_i(3) \Rightarrow SW(11),
               data2_i(2) \Rightarrow SW(10),
               data2_i(1) \Rightarrow SW(9),
               data2_i(0) \Rightarrow SW(8),
```

```
data3_i(3) \Rightarrow SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3_i(1) \Rightarrow SW(13),
               data3_i(0) \Rightarrow SW(12),
               dp_i => "0111",
               seg_o(6) \Rightarrow CA,
               seg_o(5) \Rightarrow CB,
               seg_o(4) \Rightarrow CC
               seg_o(3) \Rightarrow CD,
               seg_o(2) \Rightarrow CE,
               seg_o(1) \Rightarrow CF,
               seg_o(0) \Rightarrow CG,
               dig_o(4 downto 0) => AN(4 downto 0)
          );
     -- Disconnect the top four digits of the 7-segment display
     AN(7 downto 4) <= b"1111";
end architecture Behavioral;
```

3. Eight-digit driver

