

Vypracovanie PC_8

Alexander Bekeč, 221096

Link to depository: <https://github.com/alexander-bekec/Digital-electronics-1>

1. Preparation tasks


State table

Input P	0	0	1	1	0	1	0	1	1	1	1	0	0	1	1	1
Clock	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑	↑
State	A	A	B	C	C	D	A	B	C	D	B	B	B	C	D	B
Output R	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0

RGB LEDs connection

RGB LED	Pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

2. Traffic light controller



```

p_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
            -- Synchronous reset
            s_state <= STOP1 ;
            -- Set initial state
            s_cnt <= c_ZERO;
            -- Clear all bits

        elsif (s_en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is

                -- If the current state is STOP1, then wait 1 sec
                -- and move to the next GO_WAIT state.
                when STOP1 =>
                    -- Count up to c_DELAY_1SEC
                    if (s_cnt < c_DELAY_1SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        -- Move to the next state
                        s_state <= WEST_GO;
                    end if;
                end case;
            end if;
        end if;
    end if;
end process;

```

```
-- Reset local counter value
s_cnt    <= c_ZERO;
end if;

when WEST_GO =>
  if (s_cnt < c_DELAY_4SEC) then
    s_cnt <= s_cnt + 1;
  else
    s_state <= WEST_WAIT;
    s_cnt    <= c_ZERO;
  end if;

when WEST_WAIT =>
  if (s_cnt < c_DELAY_2SEC) then
    s_cnt <= s_cnt + 1;
  else
    s_state <= STOP2;
    s_cnt    <= c_ZERO;
  end if;

when STOP2 =>
  if (s_cnt < c_DELAY_1SEC) then
    s_cnt <= s_cnt + 1;
  else
    s_state <= SOUTH_GO;
    s_cnt    <= c_ZERO;
  end if;

when SOUTH_GO =>
  if (s_cnt < c_DELAY_4SEC) then
    s_cnt <= s_cnt + 1;
  else
    s_state <= SOUTH_WAIT;
    s_cnt    <= c_ZERO;
  end if;


when SOUTH_WAIT =>
  if (s_cnt < c_DELAY_2SEC) then
    s_cnt <= s_cnt + 1;
  else
    s_state <= STOP1;
    s_cnt    <= c_ZERO;
  end if;
when others =>
  s_state <= STOP1;
end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_traffic_fsm;
```

```


p_output_fsm : process(s_state)
begin
  case s_state is
    when STOP1 =>
      south_o <= c_RED;
      west_o  <= c_RED;
    when WEST_GO =>
      south_o <= c_RED;
      west_o  <= c_GREEN;
    when WEST_WAIT =>
      south_o <= c_RED;
      west_o  <= c_YELLOW;
    when STOP2 =>
      south_o <= c_RED;
      west_o  <= c_RED;
    when SOUTH_GO =>
      south_o <= c_GREEN;
      west_o  <= c_RED;
    when SOUTH_WAIT =>
      south_o <= c_YELLOW;
      west_o  <= c_RED;
    when OTHERS =>
      south_o <= c_RED;
      west_o  <= c_RED;
  end case;
end process p_output_fsm;

```


Waveform 0-10000 ns



Waveform 1000-2000 ns




Waveform 0-1000 ns



3.Smart controller

STATE	SENSOR_ WEST	SENSOR_ SOUTH	NEXT_STATE
STOP1	0	0	WEST_GO
	0	1	WEST_GO
	1	0	WEST_GO
	1	1	WEST_GO
WEST_GO	0	0	WEST_GO
	0	1	WEST_WAIT
	1	0	WEST_GO
	1	1	WEST_WAIT
WEST_WAIT	0	0	STOP2
	0	1	STOP2
	1	0	STOP2
	1	1	STOP2
STOP2	0	0	SOUTH_GO
	0	1	SOUTH_GO
	1	0	SOUTH_GO
	1	1	SOUTH_GO
SOUTH_GO	0	0	SOUTH_GO
	0	1	SOUTH_GO
	1	0	SOUTH_WAIT
	1	1	SOUTH_WAIT
SOUTH_WAIT	0	0	STOP1
	0	1	STOP1
	1	0	STOP1
	1	1	STOP1
STATE	COLOR_ WEST	COLOR_ SOUTH	DELAY
STOP1	RED	RED	1 SEC
WEST_GO	RED	GREEN	4 SEC
WEST_WAIT	RED	YELLOW	2 SEC
STOP2	RED	RED	1 SEC
SOUTH_GO	GREEN	RED	4 SEC
SOUTH_WAIT	YELLOW	RED	2 SEC



```

p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
            s_state <= STOP1 ;
            s_cnt    <= c_ZERO;

        elsif (s_en = '1') then
            case s_state is

                when STOP1 =>
                    if (s_cnt < c_DELAY_1SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= WEST_GO;
                        s_cnt    <= c_ZERO;
                    end if;

                when WEST_GO =>
                    if (s_cnt < c_DELAY_4SEC OR SENSOR_SOUTH = '0') then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= WEST_WAIT;
                        s_cnt    <= c_ZERO;
                    end if;

                when WEST_WAIT =>
                    if (s_cnt < c_DELAY_2SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= STOP2;
                        s_cnt    <= c_ZERO;
                    end if;

                when STOP2 =>
                    if (s_cnt < c_DELAY_1SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= SOUTH_GO;
                        s_cnt    <= c_ZERO;
                    end if;

                when SOUTH_GO =>
                    if (s_cnt < c_DELAY_4SEC OR SENSOR_WEST = '1') then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= SOUTH_WAIT;
                        s_cnt    <= c_ZERO;
                    end if;

                when SOUTH_WAIT =>
                    if (s_cnt < c_DELAY_2SEC) then
                        s_cnt <= s_cnt + 1;
                    else
                        s_state <= STOP1;
                        s_cnt    <= c_ZERO;
                    end if;
            end case;
        end if;
    end if;
end process;

```

```
        end if;

    when WEST_WAIT =>
        if (s_cnt < c_DELAY_2SEC) then
            s_cnt <= s_cnt + 1;
        else
            s_state <= STOP2;
            s_cnt <= c_ZERO;
        end if;

    when STOP2 =>
        if (s_cnt < c_DELAY_1SEC) then
            s_cnt <= s_cnt + 1;
        else
            s_state <= SOUTH_GO;
            s_cnt <= c_ZERO;
        end if;

    when SOUTH_GO =>
        if (s_cnt < c_DELAY_4SEC OR SENSOR_WEST = '0') then
            s_cnt <= s_cnt + 1;
        else
            s_state <= SOUTH_WAIT;
            s_cnt <= c_ZERO;
        end if;

    when SOUTH_WAIT =>
        if (s_cnt < c_DELAY_2SEC) then
            s_cnt <= s_cnt + 1;
        else
            s_state <= STOP1;
            s_cnt <= c_ZERO;
        end if;
    when others =>
        s_state <= STOP1;
    end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_smart_traffic_fsm;
```