Vypracovanie PC_8

Alexander Bekeč, 221096

Link to depository: https://github.com/alexander-bekec/Digital-electronics-1

1. Preparation tasks


State table

Input P	0	0	1	1	0	1	0	1	1	1	1	0	0	1	1	1
Clock	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
State	Α	Α	В	С	С	D	Α	В	С	D	В	В	В	С	D	В
Output R	0	0	0	0	0	1	0	0	0	1	0	0	0	0	1	0

RGB LEDs connection

RGB LED	Pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

2. Traffic light controller




```
p traffic fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then -- Synchronous reset
            s_state <= STOP1 ;</pre>
                                   -- Set initial state
            s_cnt <= c_ZERO;
                                   -- Clear all bits
        elsif (s en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is
                -- If the current state is STOP1, then wait 1 sec
                -- and move to the next GO WAIT state.
                when STOP1 =>
                    -- Count up to c_DELAY_1SEC
                    if (s_cnt < c_DELAY_1SEC) then</pre>
                        s_cnt <= s_cnt + 1;
                    else
                        -- Move to the next state
                        s_state <= WEST_GO;</pre>
```


```
-- Reset local counter value
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when WEST GO =>
                      if (s_cnt < c_DELAY_4SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          s_state <= WEST_WAIT;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when WEST_WAIT =>
                      if (s_cnt < c_DELAY_2SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          s_state <= STOP2;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when STOP2 =>
                      if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                          s_state <= SOUTH_GO;</pre>
                          s_cnt <= c_ZERO;
                      end if;
                 when SOUTH_GO =>
                      if (s_cnt < c_DELAY_4SEC) then
                          s_cnt <= s_cnt + 1;
                          s_state <= SOUTH_WAIT;</pre>
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when SOUTH_WAIT =>
                      if (s_cnt < c_DELAY_2SEC) then
                          s_cnt <= s_cnt + 1;
                      else
                          s state <= STOP1;
                          s_cnt <= c_ZERO;</pre>
                      end if;
                 when others =>
                      s state <= STOP1;
             end case;
        end if; -- Synchronous reset
    end if; -- Rising edge
end process p_traffic_fsm;
```

```
p_output_fsm : process(s_state)
begin
    case s_state is
         when STOP1 =>
              south_o <= c_RED;</pre>
              west_o <= c_RED;</pre>
         when WEST_GO =>
              south_o <= c_RED;</pre>
              west_o <= c_GREEN;</pre>
         when WEST_WAIT =>
              south_o <= c_RED;</pre>
              west_o <= c_YELLOW;</pre>
         when STOP2 =>
              south_o <= c_RED;</pre>
              west_o <= c_RED;</pre>
         when SOUTH_GO =>
              south_o <= c_GREEN;</pre>
              west_o <= c_RED;</pre>
         when SOUTH_WAIT =>
              south_o <= c_YELLOW;</pre>
              west_o <= c_RED;</pre>
         when OTHERS =>
              south_o <= c_RED;</pre>
              west_o <= c_RED;</pre>
    end case;
end process p_output_fsm;
```


Waveform 0-10000 ns



Waveform 1000-2000 ns




Waveform 0-1000 ns



3.Smart controller

STATE	SENSOR_WEST	SENSOR_SOUTH	NEXT_STATE
STOP1	0	0	WEST_GO
	0	1	WEST_GO
	1	0	WEST_GO
	1	1	WEST_GO
WEST_GO	0	0	WEST_GO
	0	1	WEST_WAIT
	1	0	WEST_GO
	1	1	WEST_WAIT
WEST_WAIT	0	0	STOP2
	0	1	STOP2
	1	0	STOP2
	1	1	STOP2
STOP2	0	0	SOUTH_GO
	0	1	SOUTH_GO
	1	0	SOUTH_GO
	1	1	SOUTH_GO
SOUTH_GO	0	0	SOUTH_GO
	0	1	SOUTH_GO
	1	0	SOUTH_WAIT
	1	1	SOUTH_WAIT
SOUTH_WAIT	0	0	STOP1
	0	1	STOP1
	1	0	STOP1
	1	1	STOP1
STATE	COLOR_WEST	COLOR_SOUTH	DELAY
STOP1	RED	RED	1 SEC
WEST_GO	RED	GREEN	4 SEC
WEST_WAIT	RED	YELLOW	2 SEC
STOP2	RED	RED	1 SEC
SOUTH_GO	GREEN	RED	4 SEC
SOUTH_WAIT	YELLOW	RED	2 SEC



```
p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
            s_state <= STOP1 ;</pre>
            s_cnt <= c_ZERO;
        elsif (s_en = '1') then
             case s_state is
                 when STOP1 =>
                     if (s_cnt < c_DELAY_1SEC) then</pre>
                         s_cnt <= s_cnt + 1;
                     else
                         s_state <= WEST_GO;</pre>
                         s_cnt <= c_ZERO;
                     end if;
                 when WEST_GO =>
                     if (s_cnt < c_DELAY_4SEC OR SENSOR_SOUTH = '0') then
                          s_cnt <= s_cnt + 1;</pre>
                     else
                          s_state <= WEST_WAIT;</pre>
                          s cnt <= c ZERO;
```

```
end if;
                  when WEST_WAIT =>
                      if (s_cnt < c_DELAY_2SEC) then
                           s_cnt <= s_cnt + 1;
                      else
                           s_state <= STOP2;</pre>
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when STOP2 =>
                      if (s_cnt < c_DELAY_1SEC) then</pre>
                          s_cnt <= s_cnt + 1;
                      else
                           s_state <= SOUTH_GO;</pre>
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when SOUTH_GO =>
                      if (s_cnt < c_DELAY_4SEC OR SENSOR_WEST = '0') then
                           s_cnt <= s_cnt + 1;</pre>
                      else
                           s_state <= SOUTH_WAIT;</pre>
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when SOUTH_WAIT =>
                      if (s_cnt < c_DELAY_2SEC) then</pre>
                           s_cnt <= s_cnt + 1;
                      else
                           s_state <= STOP1;</pre>
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  when others =>
                      s_state <= STOP1;</pre>
             end case;
         end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```