LAB 4 Report

Name:	
UT EID:	
Saction:	

Checklist:

Part 1 -

- i. Simulation waveform of the Flight Attendant Call System for behavioral as well as dataflow modelling
- ii. K-map for minimizing the expression for next_state for dataflow modelling
- iii. Boolean expression for next state for dataflow modelling
- iv. Completed design file (.v) for dataflow modelling

Part 2 -

- v. State Diagram of the Rising Edge Detector
- vi. Completed design files (.v) including the top module and clock divider
- vii. Test-bench of the system
- viii. Simulation waveform
- ix. Constraints File (Just the uncommented portion)

Part 3 -

- x. Completed design files (.v) of all the modules in the system
- xi. Test-bench of the system
- xii. Simulation waveform
- xiii. Constraints File (Just the uncommented portion)

Note \rightarrow The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the **actual Verilog** (.v), **Constraint** (.xdc)

You are no	t allowed to change you	ur codes after final	submitted as well on Canva submission as the TAs mo Canvas during checkouts. Fo
draw them		the pictures in your	expressions, you are free to lab report, but please mak