


Load Analysis 2

Alexander Standaert
Wouter Diels

OUTLINE


- **RECAP LAST MEETING**
- **TRIPLE LOAD**
- **SINGLE LOAD**
- **CONCLUSION**

MONTE CARLO: PARETO






48 SOLUTIONS

CHOICE FINAL LOAD:
Type = bias
W_switch = 100nm
W_bias = 180nm
V_bias = 0V






600 mc iterations

BIAS LOAD: BEST CASE SCENARIO



**Why do
the BL
voltages
react this
way?**




BIAS LOAD: BEST CASE SCENARIO




BIAS LOAD: BEST CASE SCENARIO

1) Cascode effect : explains why mismatch switch is dominant

2) Increase ds resistance : explains why $V_{bl}(HRS) - V_{bl}(LRS)$ becomes smaller at extreme positive values of ΔV_t




BIAS LOAD: BEST CASE SCENARIO



→ Typo error

Cascode effect also not really valid because both transistors are in linear region

BIAS LOAD: BEST CASE SCENARIO





Corrected results → Both BL of reference and memory array react the same
→ Both transistor give equal mismatch problems


OUTLINE

- **RECAP LAST MEETING**
- **TRIPLE LOAD**
- **SINGLE LOAD**
- **CONCLUSION**


TRIPLE LOAD



TRIPLE LOAD





$V_{gs} \approx 0.3-0.4$ with $V_{th} \approx 0.3-0.4$
 \rightarrow maybe in subthreshold



OUTLINE

- **RECAP LAST MEETING**
- **TRIPLE LOAD**
- **SINGLE LOAD**
- **CONCLUSION**

SINGLE LOAD



OUTLINE

- **RECAP LAST MEETING**
- **TRIPLE LOAD**
- **SINGLE LOAD**
- **CONCLUSION**