



Architecture Design

Alexander Standaert
Wouter Diels

OUTLINE

- **ARCHITECTURE AND TIMING**
- **DECODERS**
- **SENCE AMPLIFIERS**
- **LOAD**
- **PLANNING AND CONTENT TABLE**
- **CONCLUSION** : Conclusion and Future work


TIMING (I)




Constraints / Optimisation

1. $T1 \approx T2$: cell should be selected when the load is turned on, if not \rightarrow dead time. (BL and WL decoder same size)
2. $T1 \approx T3$: if $T1 > T3$ ref is selected before mem \rightarrow energy waste (Design non optimal ref buffer)

REFERENCE ARRAY: Buffers






Buffer designed with logical effort
(stage effort = 4)



RefEnable

Number of Bitlines




TIMING (2)



Constraints / Optimisation

- cell should be selected when load is turned on $\rightarrow T_3 \approx T_4 \approx T_5$. $T_3 < T_4$ because of inverter. T_5 is dependent of size of BL and WL decoders. When $T_3 < T_4, T_5$ the bitline is rising without cell selected

TIMING (3)





Constraints / Optimisation

- cell should be deselected when load is turned off $\rightarrow T_3 \approx T_4 \approx T_5$. $T_3 < T_4$ because of inverter. T_5 is dependent of size of BL and WL decoders. When $T_3 > T_5$ the bitline is rising without cell selected

6×10^{-10} 

- cc



TIMING (5)



Constraints / Optimisation

5. ref should be selected when load is turned on $\rightarrow T_6 \approx T_7 \approx T_8$.
 $T_6 < T_7$ because of inverter. T_8 is dependent of delay element (2 inverters)

TIMING (6)



Constraints / Optimisation

6. ref should be selected when load is turned off $\rightarrow T_9 \approx T_{10} \approx T_{11}$.
 $T_9 < T_{10}$ because of inverter. T_{11} is dependent of 2 inverters

TIMING (7)

	Affects	Implies
(1)	Speed	$\#WL \approx \#BL$
(2)	Energy	/
(3)	Speed	$\#WL < \#BL$
(4)	Clean signals	$\#WL > \#BL$
(5)	Speed	$T_{\text{delay}} < T_{\text{nor} + \text{inv}}$
(6)	Clean signals	$T_{\text{delay}} > T_{\text{nor} + \text{inv}}$

Could try to extend ref delay to compensate energy wast in bitlines but time is too short
→ Don't connect all the ref cells to bitline

ADDRESSING


Use not fully coded address (number of bits = 24??)

address_GB	select_LB0	select_LB1	address_BL	address_WL
------------	------------	------------	------------	------------

Consider address bit voltage to come from ideal voltage source


ARCHITECTURE (I)

- Find all possible solutions for #WL, #BL, #GB in the range 2^{3-9}
 - That comply to the following constraints:
 - # cells = 4194304 (4MB)
 - # BL \leq #WL
 - Simulate as follows:
- 20 solutions




- Add initial conditions to nodes to get a quicker convergence in dc op point

ARCHITECTURE (2)




ARCHITECTURE (2)

- Delay and energy mainly determent by #WL and #BL
- Area determent by decoder area and #GB



ARCHITECTURE (3)



Leakage energy is 2 orders of magnitude smaller

OUTLINE

- **ARCHITECTURE AND TIMING**

- **DECODERS**

- **SENCE AMPLIFIERS**


- **LOAD**

- **PLANNING AND CONTENT TABLE**

- **CONCLUSION** : Conclusion and Future work


DECODERS (I)

Type 1




- Delay dependent of previous and current address
- Prone to glitches

Type 2




- Delay more or less constant for each address
- Delay and Energy are more robust against mismatch

DECODERS (2)





DECODERS (3)



← Worst case delay and energy at worst case delay
(\neq worst case energy !!!)

↓ Total area (F^2 = min technology area)






OUTLINE

- **ARCHITECTURE AND TIMING**
- **DECODERS**
- **SENCE AMPLIFIERS**
- **LOAD**
- **PLANNING AND CONTENT TABLE**
- **CONCLUSION** : Conclusion and Future work

Sense Amplifier


- Sensitivity analysis
- Sweep V_t - & β -mismatch of different transistors independently and manually
- Offset as function of variation instances
- Done for minimal SA, since no idea yet of sizes to be used in our architecture

Sensitivity results



Sensitivity Analysis

- Mainly contributions by differential pair
- Also β -variations pass-gates:
charge injection not matched anymore




Sense amplifier pareto

- Very large simulation
- Pareto surface delay-energy- ΔV

OUTLINE

- **ARCHITECTURE AND TIMING**
- **TIMING**
- **SENSE AMPLIFIERS**
- **LOAD**
- **PLANNING AND CONTENT TABLE**
- **CONCLUSION** : Conclusion and Future work

LOAD





Size x 4 for mismatch

$$\rightarrow 3\sigma_{\text{Vdiff}} = 29\text{mV}$$

$$\rightarrow V_{\text{cell max}} = 176\text{mV (after mc)}$$

(todo schrijf hoe berekend)



OUTLINE

- **ARCHITECTURE AND TIMING**
- **TIMING**
- **SENSE AMPLIFIERS**
- **LOAD**
- **PLANNING AND CONTENT TABLE**
- **CONCLUSION** : Conclusion and Future work

OUTLINE

- **ARCHITECTURE AND TIMING**
- **TIMING**
- **SENSE AMPLIFIERS**
- **LOAD**
- **PLANNING AND CONTENT TABLE**
- **CONCLUSION** : Conclusion and Future work