


Load Analysis

Alexander Standaert
Wouter Diels


OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up
- **OBJECTIVES** : Linear sweep and Monte carlo
- **RESULTS LINEAR SWEEP**
- **RESULTS MONTE CARLO**
- **FINAL LOAD**
- **CONCLUSION** : Conclusion and Future work


LOAD TYPES




LOAD TYPES




LOAD TYPES



LOAD TYPES





LOAD TYPES





SIMULATION SETUP

1) discharge





SIMULATION SETUP

2) dead time



SIMULATION SETUP

3) sense



OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up

- **OBJECTIVES** : Linear sweep and Monte carlo

- **RESULTS LINEAR SWEEP**

- **RESULTS MONTE CARLO**


- **FINAL LOAD**

- **CONCLUSION** : Conclusion and Future work



OBJECTIVES

- Bitline voltage difference: $V_{BL}(HRS) - V_{BL}(LRS)$
 - Bitline delay
 - Area
 - Voltage drop memory cell
- LINEAR SWEEP**
- Minimal Bitline voltage difference
 - Minimal Standard deviation Bitline voltage
 - Maximal Bitline delay
- MONTE CARLO**
- Robustness Temperature, V_{ss} , ... variations

OBJECTIVES LINEAR SWEEP




OBJECTIVES MONTE CARLO




OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up
- **OBJECTIVES** : Linear sweep and Monte carlo
- **RESULTS LINEAR SWEEP**
- **RESULTS MONTE CARLO**
- **FINAL LOAD**
- **CONCLUSION** : Conclusion and Future work

LINEAR SWEEP



21894 SOLUTIONS







SWEEP RANGE:

$W_{\text{switch}} = 100\text{-}500\text{nm}$





$W_{\text{load}} = 100\text{-}500\text{nm}$

$V_{\text{bias}} = 0\text{-}0.4\text{V}$





LINEAR SWEEP: SWITCH LOAD







LINEAR SWEEP: BIAS LOAD




LINEAR SWEEP: DIODE LOAD




LINEAR SWEEP: BULK LOAD



LINEAR SWEEP: PARETO



1681 SOLUTIONS





PARETO OBJECTIVES:

- Area
- Diff BL voltage
- Settle Time
- Voltage drop memory cell


OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up
- **OBJECTIVES** : Linear sweep and Monte carlo
- **RESULTS LINEAR SWEEP**
- **RESULTS MONTE CARLO**
- **FINAL LOAD**
- **CONCLUSION** : Conclusion and Future work

OBJECTIVES MONTE CARLO



MONTE CARLO: PARETO




48 SOLUTIONS

$A_{Vt} = 2.5 \text{ mV} \cdot \mu\text{m}$
 $A_{IO} = 1.2$


PARETO OBJECTIVES:

- Minimal Bitline voltage difference
- Minimal Standard deviation Bitline voltage
- Maximal Bitline delay




600 mc iterations

MONTE CARLO: PARETO



48 SOLUTIONS

CHOICE FINAL LOAD:
Type = bias
W_switch = 100nm
W_bias = 180nm
V_bias = 0V




600 mc iterations

OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up
- **OBJECTIVES** : Linear sweep and Monte carlo
- **RESULTS LINEAR SWEEP**
- **RESULTS MONTE CARLO**
- **FINAL LOAD**
- **CONCLUSION** : Conclusion and Future work


FINAL LOAD: WORST CASE SCENARIO

Everything has mismatch



FINAL LOAD: WORST CASE SCENARIO

Everything has mismatch




FINAL LOAD: BEST CASE SCENARIO

Load of memory BL and reference BL are matched → Both loads have a mismatch but their mismatch is the same

FINAL LOAD: BEST CASE SCENARIO

Load of memory BL and reference BL are matched \rightarrow Both loads have a mismatch but their mismatch is the same = 100% correlation




PDF of BL voltage at mismatch instance 1 of loads

PDF of BL voltage at mismatch instance i of loads

FINAL LOAD: BEST CASE SCENARIO




Load of memory BL and reference BL are matched → Both loads have a mismatch but their mismatch is the same



Measure

- $\text{CDF}(\text{BL_voltage HRS}) < 0.1\%$
- $\text{CDF}(\text{BL_voltage LRS}) < 99.9\%$
- $\text{CDF}(\text{BL_voltage REFERENCE}) < 0.1\%$
- $\text{CDF}(\text{BL_voltage REFERENCE}) < 99.9\%$




FINAL LOAD: BEST CASE SCENARIO






$\text{CDF}(\text{LRS}) > 99.9\%$

$\text{CDF}(\text{HRS}) < 00.1\%$

FINAL LOAD: BEST CASE SCENARIO






FINAL LOAD: BEST CASE SCENARIO






**Why do
the BL
voltages
react this
way?**

FINAL LOAD: BEST CASE SCENARIO




FINAL LOAD: BEST CASE SCENARIO




Why Dominant ?

FINAL LOAD: BEST CASE SCENARIO

1) Cascode effect : explains why mismatch switch is dominant





FINAL LOAD: BEST CASE SCENARIO




1) Cascode effect : explains why mismatch switch is dominant

2) Increase ds resistance : explains why $V_{bl}(HRS) - V_{bl}(LRS)$ becomes smaller at extreme positive values of ΔV_t



INTERMEZZO



**Why no cascode effect
with WL and Sel_SL
transistors?**

$$\Delta V = gm_1(r_{o1}gm_2r_{o2})\Delta V_t|$$

OUTLINE

- **INPUTS** : Load types, Design parameters and Simulation set up
- **OBJECTIVES** : Linear sweep and Monte carlo
- **RESULTS LINEAR SWEEP**
- **RESULTS MONTE CARLO**
- **FINAL LOAD**
- **CONCLUSION** : Conclusion and Future work

FUTURE WORK

