





Load Analysis 2


Alexander Standaert Wouter Diels


- RECAP LAST MEETING
- TRIPLE LOAD
- SINGLE LOAD
- CONCLUSION


MONTE CARLO: PARETO














- 1) Cascode effect: explains why mismatch switch is dominant
- 2) Increase ds resistance : explains why V_bl(HRS)- V_bl(LRS) becomes smaller at extreme positive values of ΔVt








→Typo error

Cascode effect also not really valid because both transistors are in linear region





Corrected results → Both BL of reference and memory array react the same

→ Both transistor give equal mismatch problems


- RECAP LAST MEETING
- TRIPLE LOAD
- SINGLE LOAD
- CONCLUSION

TRIPLE LOAD






TRIPLE LOAD



- RECAP LAST MEETING
- TRIPLE LOAD
- SINGLE LOAD
- CONCLUSION

SINGLE LOAD



- RECAP LAST MEETING
- TRIPLE LOAD
- SINGLE LOAD
- **•**CONCLUSION