

CPU Memory Hierarchy

Alexander Titov

+

About me

Alexander Titov

- CPU Hardware Architect
- 10+ years of C++ experience (CPU simulation)
- Teaching Computer Architecture and Design



alexander.titov@atitov.com



Performance Optimizations Rules

- 1. Measure it!
- 2. Do educated decisions
- 3. Do not reinvent the wheel
- 4. Optimize in the following order
 - General algorithm (e.g., O(NlogN) vs. O(N^2))
 - Memory allocation, copy vs. move, etc.
 - Data organization in memory and access patterns
 - Code footprint
 - Branches

_ ...


Why Is Memory So Important?

- Simplified steps to execute an instruction:
 - 1. Read instruction from **memory**
 - 2. Decode it
 - 3. Read inputs from **memory**
 - 4. Execute instruction
 - 5. Write result to **memory**
- CPU works a lot with Memory

Is Memory Fast?

- Simplified steps to execute an instruction:
 - 1. Read instruction from memory
 - 2. Decode it
 - 3. Read inputs from **memory**
 - 4. Execute instruction
 - 5. Write result to **memory**

~0.5 ns



CPU

Is Memory Fast?


- Simplified steps to execute an instruction:
 - 1. Read instruction from memory
 - 2. Decode it
 - 3. Read inputs from **memory**
 - 4. Execute instruction
 - 5. Write result to **memory**

~0.5 ns



CPU


Is Memory Fast? - No




Memory is very slow.

CPU would wait 99% of the time for Memory response.


Cache Hierarchy in Real Life




Cache Hierarchy



Cache Hierarchy In Action




Cache Hierarchy In Action




Locality principle: the same data is requested several times in a short period of time

Cache Hierarchy




Experiment: Defining Cache Hierarchy

Benchmark structure




Experiment: Defining Cache Hierarchy


Benchmark structure



Experiment: Defining Cache Hierarchy




Multi-Core CPU



Multi-Core CPU N times more space and BW than in a single core L1 Core 0 **L2** Core 0 Core 0 IL1 **Core N** L3 Core TM 17 **Shared** L1 **Memory** Core N L2 **Core N Core N** IL1 Core N


Experiment: Single-Core vs. Multi-Core



 Multi-threaded application receives not only N x cache space and BW, but large Memory BW too

Tip: Divide and Conquer

Split large workload in parts that fit in the cache → improve locality




Example:

64 MB x 1000 times \rightarrow 4096 parts x (16 KB x 1000 times)



Memory line

- All data transfers are performed in aligned chunks of 64 B (memory line)
 - If the rest of the line is not used, it occupies space and BW in vain





• The better line utilization → the better performance

Tip: Split Warm and Cold Data

• Extract fields that are accessed more often (warm) into a separate object

Decrease occupied cache space and memory bandwidth by 16x times!

Tip: Dense Data Packing

- By default, C++ has sparse data packing
 - Each field is aligned by its size (to prevent line splits)


```
struct _Sparse {
      bool b0;
      uint8 t padding0[3];
      int i;
      bool b1;
      uint8 t padding0[7];
      double d;
  };
  sizeof(Sparse) == 24
       i b1
ha
```

```
struct LessSparse {
     bool b0;
     bool b1;
     int i;
     double d;
sizeof(LessSparse) == 16
b0 b1
```

```
#pragma pack(push)
#pragma pack(1)
struct Dense {
    bool b0;
    int i;
    bool b1;
    double d;
#pragma pack(pop)
sizeof(Dense) == 14
b0 i
      b1
```

Pitfall: Split Atomic

Dense packing can be dangerous. E.g., lead to split line atomics.



• A split line atomic is ~300x slower that an usual atomic!

What Next?

- **Not discussed**: virtual memory (TLB), prefetching, coherency, cache conflicts, memory types (UC, WC, etc.), cache inclusion/exclusion, memory ordering, replacement policies, false sharing, thread cross-trashing, ...
- Courses: MIPT, Princeton, Technion, Berkley CS152/CS61C, UW CSE378, MIT 6.004,
 CMU 18-447
- Books: Computer Organization and Design, Computer Architecture, Modern Processor
 Design
- Docs: Intel Architectures Optimization Reference Manual
- Tools: Google Benchmark, godbolt.org / quick-bench.com, Intel VTune Amplifier

