

# Low-power 2D gate-all-around logics via epitaxial monolithic 3D integration

Received: 17 August 2024

Accepted: 1 January 2025

Published online: 14 February 2025



Junchuan Tang<sup>1,6</sup>, Jianfeng Jiang<sup>2,6</sup>, Xiaoyin Gao<sup>1,6</sup>, Xin Gao<sup>1,3,4,6</sup>,  
Chenxi Zhang<sup>2</sup>, Mengdi Wang<sup>1</sup>, Chengyuan Xue<sup>1</sup>, Zhongrui Li<sup>1</sup>, Yuling Yin<sup>5</sup>,  
Congwei Tan<sup>1</sup>✉, Feng Ding<sup>1</sup>✉, Chenguang Qiu<sup>2</sup>✉, Lian-Mao Peng<sup>2</sup>✉ &  
Hailin Peng<sup>1,3,4</sup>✉


Innovations in device architectures and materials promote transistor miniaturization for improved performance, energy efficiency and integration density. At foreseeable ångström nodes, a gate-all-around (GAA) field-effect transistor based on two-dimensional (2D) semiconductors would provide excellent electrostatic gate controllability to achieve ultimate power scaling and performance delivering. However, a major roadblock lies in the scalable integration of 2D GAA heterostructures with atomically smooth and conformal interfaces. Here we report a wafer-scale multi-layer-stacked single-crystalline 2D GAA configuration achieved with low-temperature monolithic three-dimensional integration, in which high-mobility 2D semiconductor Bi<sub>2</sub>O<sub>2</sub>Se was epitaxially integrated by high- $\kappa$  layered native-oxide dielectric Bi<sub>2</sub>SeO<sub>5</sub> with an atomically smooth interface, enabling a high electron mobility of 280 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup> and a near-ideal subthreshold swing of 62 mV dec<sup>-1</sup>. The scaled 2D GAA field-effect transistor with 30 nm gate length exhibits an ultralow operation voltage of 0.5 V, a high on-state current exceeding 1 mA  $\mu\text{m}^{-1}$ , an ultralow intrinsic delay of 1.9 ps and an energy-delay product of 1.84  $\times 10^{-27}$  Js  $\mu\text{m}^{-1}$ . This work demonstrates a wafer-scale 2D-material-based GAA system with valid performance and power merits, holding promising prospects for beyond-silicon monolithic three-dimensional circuits.

Silicon-based metal-oxide-semiconductor field-effect transistors (FETs) dominate the development of modern integrated circuits (ICs) from past decades to the upcoming ångström era, but they are approaching their performance and energy-efficiency limits<sup>1,2</sup>. Although the latest silicon-based gate-all-around (GAA) nanosheet FETs with four-sided gate-drive structures are anticipated to further extend the downscaling of transistors, the semiconductor industry is still struggling to overcome the ground-rule scaling limitations that the transistor supply voltage ( $V_{\text{DD}}$ ) and gate length would not

decrease to less than 0.6 V and 12 nm, respectively<sup>3–6</sup>. The challenges are rooted in the material itself, particularly in the increased scattering of the silicon nanosheet channel from the covalent dangling-bond interface as feature sizes shrink below 5 nm (refs. 7,8). High-mobility two-dimensional (2D) semiconductors provide a promising solution owing to their dangling-bond-free nature, better gate controllability and monolithic three-dimensional (M3D) integration prospects<sup>9–14</sup>. Given that the future metal-oxide-semiconductor FETs are less likely to reverse to a planar structure, 2D-based transistors necessarily adapt

<sup>1</sup>Center for Nanochemistry, Beijing Science and Engineering Center for Nanocarbons, Beijing National Laboratory for Molecular Sciences, College of Chemistry and Molecular Engineering, Peking University, Beijing, China. <sup>2</sup>Key Laboratory for the Physics and Chemistry of Nanodevices and Center for Carbon-Based Electronics, School of Electronics, Peking University, Beijing, China. <sup>3</sup>Beijing Graphene Institute, Beijing, China. <sup>4</sup>Academy for Advanced Interdisciplinary Studies, Peking University, Beijing, China. <sup>5</sup>Institute of Technology for Carbon Neutrality, Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China. <sup>6</sup>These authors contributed equally: Junchuan Tang, Jianfeng Jiang, Xiaoyin Gao, Xin Gao.

✉e-mail: [tancw-cnc@pku.edu.cn](mailto:tancw-cnc@pku.edu.cn); [chenguangqiu@pku.edu.cn](mailto:chenguangqiu@pku.edu.cn); [hlpeng@pku.edu.cn](mailto:hlpeng@pku.edu.cn)



**Fig. 1 | Epitaxial M3D integration of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructures.**

**a**, Left: a schematic illustration for future M3D integration based on 2D GAA FET at the angstrom technology node. Right: vertical 3D-stacked tiers with 2D GAA components. **b**, Schematics of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA FETs with conformal native high- $\kappa$  dielectric  $\text{Bi}_2\text{SeO}_5$  at sub-0.5 nm EOT. Two-dimensional  $\text{Bi}_2\text{O}_2\text{Se}$  shares the Bi–O layer with  $\text{Bi}_2\text{SeO}_5$  to ensure an atomically flat interface. **c**, A high-resolution cross-sectional STEM image of the side edge of a 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  heterostructure, in which  $\text{Bi}_2\text{SeO}_5$  is entirely wrapped around a  $\text{Bi}_2\text{O}_2\text{Se}$  nanosheet to form a core–shell GAA structure with an atomically flat interface. **d**, Schematic of a vertically stacked multi-layer  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructure ready for M3D integration, in which the wafer-scale  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  and multi-layer graphene were integrated via layer-by-layer assembly to prepare the all-2D GAA architecture. **e**, A photograph of the M3D integrated 2D GAA system depicted in

**d**, in which the 2-inch  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  heterostructure and graphene electrode was subsequently integrated onto 4-inch  $\text{Si}/\text{SiO}_2$  substrate. Note that the 2D GAA heterostructure was clipped to clearly show the multi-layer configuration. *L*, layer. **f**, Left: schematic and cross-sectional STEM image of  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  2D GAA FET with the M3D integrated all-2D structure demonstrated in **e**, showing the highly ordered van der Waals heterostructure with an ultraclean graphene– $\text{Bi}_2\text{SeO}_5$  interface. Right: the EELS mapping of a typical section of the four-layer GAA heterostructure. The characteristic peak of the Bi element and the C element is highlighted in red and white, respectively. **g**, **h**, A high-resolution cross-sectional STEM image of typically zoomed area in 2D GAA heterostructure (**g**) and interfacial details (**h**) shown in **f**, showing 5.4-nm-thick 2D  $\text{Bi}_2\text{O}_2\text{Se}$  integrated with 0.28-nm-EOT high- $\kappa$   $\text{Bi}_2\text{SeO}_5$  with an atomically flat interface. The lattice spacing of both  $\text{Bi}_2\text{O}_2\text{Se}$  and  $\text{Bi}_2\text{SeO}_5$  is also measured.

to state-of-the-art GAA architectures to optimize their performance and power benefit<sup>15</sup>. Such wrapped-gate configurations provide excellent electrostatic control, enabling extra freedom for aggressive size shrinking and performance improvement. In particular, the lateral 2D GAA nanosheet configuration shows flexibility for horizontal stacking, which is compatible with future M3D platforms (Fig. 1a).

For low-power and high-performance 2D gate-all-around field-effect transistor (GAAFET) devices, the gate dielectric and its interface with the 2D channel material in GAA heterostructure are crucial<sup>16</sup>. Such multigate structures require an atomically thin and

conformal gate dielectric with low trap density and high electrostatic efficiency to make use of their expected benefits. However, the direct deposition of high- $\kappa$  dielectrics (where  $\kappa$  is dielectric constant) onto 2D semiconductors leads to inevitable interface defects. In addition, it has been shown to be challenging to form conformally wrapped configurations with sub-0.5 nm equivalent oxide thickness (EOT) in van der Waals dielectrics and buffer-layer-containing hybridized dielectrics<sup>17–20</sup>. Therefore, despite the merit of atomically thin channel bodies and optimal gate numbers, no experimental results demonstrate that the energy efficiency and performance of 2D GAAFETs can quantitatively

surpass those of state-of-the-art silicon counterparts under the same operating voltage. The wafer-scale integration of 2D GAA structures with atomically smooth and conformal interfaces is highly desirable but has not yet been achieved<sup>21</sup>.

Here, we demonstrate a 2D GAA heterostructure based on high-mobility 2D semiconductor  $\text{Bi}_2\text{O}_2\text{Se}$  and its high- $\kappa$  ( $\kappa = 21$ ) layered native-oxide dielectric  $\text{Bi}_2\text{SeO}_5$  via the low-temperature M3D integration strategy. In this conformal 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA architecture, single-crystalline high- $\kappa$  dielectric  $\text{Bi}_2\text{SeO}_5$  is epitaxially wrapped around a  $\text{Bi}_2\text{O}_2\text{Se}$  nanosheet, forming an atomically smooth lattice-matched van der Waals interface (Fig. 1b). Upon such epitaxial M3D integration, a wafer-scale multi-layer 2D GAA  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  system with sub-0.3 nm EOT was stacked via layer-by-layer integration. Two-dimensional GAAFETs based on such 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA epitaxial heterostructures were thus fabricated, showing ultralow interface trap density ( $\sim 2 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$ ), high electron mobility ( $\mu$ ) ( $> 280 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ), nearly ideal subthreshold swings (SS) ( $< 62 \text{ mV dec}^{-1}$ ), high on-off ratio ( $I_{\text{on}}/I_{\text{off}}$ ) ( $> 10^8$ ) and excellent device reliability. The as-fabricated short-channel 2D GAAFET with air gaps exhibits a low operation voltage of 0.5 V, a high on-state current of  $> 1 \text{ mA } \mu\text{m}^{-1}$ , a low intrinsic delay and an energy-delay product (EDP) of 1.9 ps and  $1.84 \times 10^{-27} \text{ Js } \mu\text{m}^{-1}$ , respectively. In addition, multiple low-power 2D GAAFET-based logic units operate their logic functions at low supply voltages below 1 V. Our work demonstrates the epitaxial M3D integration of a 2D GAA system with higher performance and energy efficiency beyond the limits of its silicon counterparts, satisfying the ångström-node electrical specifications and device architecture requirements projected by the latest International Roadmap for Devices and Systems (IRDS) roadmap.

Fully wrapped 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructures were prepared by epitaxially integrating high- $\kappa$  native-oxide  $\text{Bi}_2\text{SeO}_5$  on the  $\text{Bi}_2\text{O}_2\text{Se}$  surface via an in situ ultraviolet (UV)-assisted intercalative oxidation<sup>22,23</sup> (Supplementary Fig. 1 and details in Methods). The layered  $\text{Bi}_2\text{SeO}_5$  epilayer uniformly oxidized from the underlying 2D semiconductor  $\text{Bi}_2\text{O}_2\text{Se}$ , thus forming a fully wrapped 2D GAA heterostructure, which is verified by a segmented 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  core-shell heterostructure created by selectively etching away oxide shells (Extended Data Fig. 1a). The cross-sectional high-resolution scanning transmission electron microscopy (STEM) of the as-synthesized 2D GAA heterostructure indicated that the  $\text{Bi}_2\text{O}_2\text{Se}$  core was fully wrapped by the layered single-crystalline *epi*- $\text{Bi}_2\text{SeO}_5$  shell with a lattice-matched, atomically smooth and conformal interface (Fig. 1c). The lattice strain was shown to exist only at the side edge of the 2D  $\text{Bi}_2\text{O}_2\text{Se}$  core and was relaxed within a few atoms distance (Extended Data Fig. 1b–d). Interestingly, the fully wrapped 2D  $\text{Bi}_2\text{O}_2\text{Se}$  channel can be thinned down to a 1.2-nm-thick bilayer nanosheet (1 unit cell thick) using the controllable oxidation strategy (Supplementary Fig. 2).

Density functional theory (DFT) calculations were further performed on interface energy ( $E_{\text{interface}}$ ), a metric of interface quality (Extended Data Fig. 2). The 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  interface features an  $E_{\text{interface}}$  several orders of magnitude lower than those of other commonly used channel-dielectric interfaces (for example,  $\text{Si}/\text{ald-HfO}_2$ ,  $\text{MoS}_2/\text{ald-HfO}_2$  and so on). These calculations suggest that the epitaxial formation of a  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructure with a high-quality interface is thermodynamically favourable and experimentally feasible, which lays the foundation for scalable M3D integration and transistor fabrication.

We exploit layer-by-layer M3D integration to prepare wafer-scale multi-layer-stacked all-2D GAA configurations. As shown in Fig. 1d,e, 2-inch-sized 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{epi-Bi}_2\text{SeO}_5$  GAA heterostructures and multi-layer graphene were alternately stacked. These four-layer-stacked all-2D GAA configurations (Fig. 1f) show the potential of fabricating the multichannel 2D GAAFETs (for details, see Methods and Supplementary Figs. 3–5). The typical electrical properties of one typical three-channel-stacked GAAFET are shown in Extended Data Fig. 3,

which will be discussed in the electronic characteristics part. The cross-sectional STEM image and corresponding electron energy loss spectroscopy (EELS) maps further reveal that the as-prepared all-2D GAA structures have highly parallel layered configurations with clean interfaces. Notably, the ultrathin  $\text{Bi}_2\text{SeO}_5$  epilayer with a thickness of  $\sim 1.6 \text{ nm}$  (EOT  $\sim 0.28 \text{ nm}$ ) remains intact during the wafer-scale integration of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  heterostructures (Fig. 1f). As shown in Fig. 1h, the 2D  $\text{Bi}_2\text{O}_2\text{Se}$  nanosheet and the fully wrapped  $\text{Bi}_2\text{SeO}_5$  epilayers maintain an atomically smooth and lattice-matched interface with an identical in-plane lattice constant of 0.4 nm and interlayer spacings of  $\sim 0.6 \text{ nm}$  and  $\sim 0.8 \text{ nm}$ , respectively. As-measured structural parameters are consistent with the theoretical lattice constants of the layered  $\text{Bi}_2\text{O}_2\text{Se}$  and  $\text{Bi}_2\text{SeO}_5$ , demonstrating that the wafer-scale M3D integration did not introduce observable defects or external residual stresses.


In addition to a high-quality semiconductor-dielectric interface, the gate-dielectric contact and source/drain-semiconductor contact were carefully designed. In 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET, an Au gate electrode was applied to form a high- $\kappa$ -metal-gate with a high-quality contact interface (Supplementary Fig. 6). Subsequently, the epitaxial  $\text{Bi}_2\text{SeO}_5$  dielectric in the source/drain region was etched away in high vacuum to expose the fresh 2D  $\text{Bi}_2\text{O}_2\text{Se}$  channel. The source/drain electrodes were thus deposited in situ to obtain a low contact resistance ( $R_c$ ) of  $140 \Omega \mu\text{m}$  at a carrier density ( $N_s$ ) of  $2 \times 10^{13} \text{ cm}^{-2}$  (Extended Data Fig. 4).

We then fabricated and evaluated 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs with 0.45 nm EOT (Fig. 2a,b). Figure 2c,d shows the structural details of the dielectric layer determined after electrical tests, in which the  $\sim 2.4\text{-nm}$ -thick (EOT 0.45 nm)  $\text{Bi}_2\text{SeO}_5$  conformally integrated to the 2D  $\text{Bi}_2\text{O}_2\text{Se}$  channel with an atomically smooth interface. The output and transfer curves of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET (Fig. 2e,f) show enhancement-mode *n*-type characteristics with a positive threshold voltage ( $V_{\text{th}}$ ) of 40 mV and an on-off ratio  $> 10^6$  across an ultranarrow supply voltage range of 0.45 V. Note that the current density was normalized by the per-channel footprint. Remarkably, the enhancement-mode 2D GAAFETs exhibit an ideal SS of  $\sim 62 \text{ mV dec}^{-1}$  in both reverse and forward sweeps, approaching the thermionic limits ( $60 \text{ mV dec}^{-1}$ ). The ultralow SS is attributed primarily to the intrinsically low interface trap density ( $D_{\text{it}}$ ) in the dangling-bond-free atomically smooth  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  interface<sup>24,25</sup>, which was extracted down to  $2 \times 10^{11} \text{ cm}^{-2} \text{ eV}^{-1}$  (Supplementary Fig. 7).

For the reliability evaluation, within the repeated dual-direction transfer sweep of 200 cycles, the as-fabricated 2D GAAFET maintained a high on-off ratio of  $10^6$ , a low SS down to  $62 \text{ mV dec}^{-1}$  and tiny hysteresis ( $\sim 15 \text{ mV}$ ) (Fig. 2f,g). The sub-0.5-nm-EOT GAAFET showed a low off-state leakage density below  $2 \times 10^{-3} \text{ A cm}^{-2}$ , which satisfied the low-power IC standard (Supplementary Fig. 8). Furthermore, the shift of  $V_{\text{th}}$  and SS was as low as 3 mV and  $3 \text{ mV dec}^{-1}$ , respectively (Fig. 2h,i). These electrical characteristics demonstrate the outstanding reliability of 2D GAAFET, the excellent stability of the single-crystalline ultrathin  $\text{Bi}_2\text{SeO}_5$  dielectric and the robustness of the atomically smooth heterointerfaces. The long-term stability analysis of our GAAFET is shown in Supplementary Fig. 9, indicating a better reliability and stability compared with  $\text{Bi}_2\text{O}_2\text{Se}$ -based fin field-effect transistor (FinFET) and  $\text{MoS}_2$  transistors (Supplementary Fig. 10).

To objectively examine the electronic properties and reproducibility of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs, 120 GAA transistors were fabricated in different batches. All the GAA transistors had a channel length of  $\sim 3.0 \mu\text{m}$  and an ultralow EOT of  $\sim 0.75 \text{ nm}$  (Extended Data Fig. 5). The transfer curves at a source-drain voltage ( $V_{\text{DS}}$ ) of 0.5 V for those GAA transistors are summarized in Fig. 2j, showing the excellent reproducibility and uniform electrical properties (Extended Data Fig. 6). Further statistical analysis of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs showed a minimum SS value of  $61 \text{ mV dec}^{-1}$  and average  $I_{\text{on}}/I_{\text{off}}$ , field-effect mobility ( $\mu$ ), threshold voltage and on-state current density of  $10^8$ ,  $243 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ ,





**Fig. 2 | Electronic characteristics and comprehensive comparisons of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFETs.** **a**, A cross-sectional TEM image of a typical Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFET with an EOT of 0.48 nm. Note that the overall TEM image was assembled by seven single-shot segments to obtain high resolution. **b**, The EDX element mapping of the 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAA heterostructure shown in **a**, in which the GAA structure can be well defined. **c,d**, High-resolution cross-sectional STEM images of the 2D GAAFET shown in **a**, in which the interfacial details for both the top side (**c**) and the bottom side (**d**) can be recognized with the thickness of 2.4 nm (EOT 0.45 nm). **e**, Typical output characteristic curves of the GAAFET shown in **a**. The current density was normalized by the per-channel footprint. **f,g**, The repeated measurement plotted on log (**f**) and linear (**g**) scale of the GAAFET shown in **a** with 200 cycles of dual-direction sweep, in which the purple curves denote the reverse sweep and the green curves denote the forward sweep. Inset: the hysteresis detail of the 2D GAAFET for 200 cycles

of dual-direction sweep. **h,i**, The absolute values (left axis) and the relative fluctuation (right axis) of the threshold voltages ( $V_{th}$ ) (**h**) and SS (**i**) in 200 cycles of dual-direction sweep, in which the purple dots denote the reverse sweep and the green dots denote the forward sweep. The thermionic limit is indicated by the dashed line. **j**, The transfer characteristic curves of 120 typical Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFETs at  $V_{DS}$  of 0.5 V and channel lengths of about 3  $\mu$ m, indicating the near-ideal SS and high on-off ratio up to  $10^9$ . **k**, The statistical histograms of SS, on-off ratio and field-effect mobility ( $\mu$ ) of 120 GAAFETs plotted in **j**. **l,m**, Typical transfer characteristics (**l**) and corresponding extracted SS (**m**) of one typical as-fabricated 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFET and 3D Si/SiO<sub>2</sub> GAAFET<sup>26</sup>, 2D MoS<sub>2</sub> GAAFET integrated with *ald*-HfO<sub>2</sub> and *exf*-BN<sup>17–19</sup>, where the red dots denote the as-prepared Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFET and the purple/green dots denote other GAAFETs. **n**, Benchmarking of mobility versus SS of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> GAAFET, 2D planar FET and 2D FinFET. The GAA targets projected by IRDS are also plotted.

0.05 V and 115  $\mu$ A  $\mu$ m<sup>-1</sup>, respectively (details in Supplementary 11). In addition, a reasonable comparison between 2D GAAFET and single-gate FET fabricated on an individual 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>5</sub> heterostructure was performed with an identical device size and fabrication process

(Extended Data Fig. 7 and Supplementary Fig. 12). The 2D GAAFET exhibited a ~2.5 times higher on-state current (with the same  $V_{DS}$ ) and a ~1.4 times lower  $V_{DD}$  (upon the same on-off ratio) than that of single-gate transistors, clearly indicating the merit of electrostatic

efficiency of 2D GAA architecture<sup>15</sup>. Therefore, 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET features high gate-control efficiency and ultrahigh mobilities with producibility, holding promise for further logic applications. Note that the multichannel stacked 2D Bi<sub>2</sub>O<sub>2</sub>Se GAAFET exhibited higher performance ( $>600 \mu\text{A } \mu\text{m}^{-1}$ ) and comparable SS ( $65 \text{ mV } \text{dec}^{-1}$ ), on-off ratio ( $10^7$ ) and reliability compared with the single-channel ones (Extended Data Fig. 3).

The major concern regarding low-power logics lies in enhancing gate electrostatic controllability, which requires nearly ideal SS across more than four orders of current magnitude and a large current on-off ratio. Figure 2l,m illustrates a reasonable comparison of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs, the 3D Si-based GAAFETs (Samsung)<sup>26</sup> and 2D MoS<sub>2</sub> GAAFETs (Taiwan Semiconductor Manufacturing Company (TSMC) and academics)<sup>17–19</sup> with similar gate length. Among them, 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs reveal steeper SS ( $\sim 62 \text{ mV } \text{dec}^{-1}$ ) over five decades ( $>10^5$ ) current window, much wider than other reported GAAFET counterparts ( $<10^3$ ) (Fig. 2m). Moreover, the atomically smooth interface of the 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructure also enables higher field-effect mobility ( $\mu$ ) compared with 2D Bi<sub>2</sub>O<sub>2</sub>Se FinFETs, transition-metal dichalcogenide (TMD) FETs and IRDS target for GAAFETs in 2028 (Fig. 2n and details in Supplementary Information). The optimal SS and high mobility of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs make it a promising candidate for low-power and high-performance device applications. Benchmarking against silicon and 2D counterparts on the metrics of EOT,  $V_{\text{DD}}$ , on-off ratio and static consumption ( $P_{\text{static}}$ ) further validates the low-power merits of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs (Supplementary Fig. 13).

To further optimize the performance and power efficiency of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET towards the electrical specifications at the ångström technology node, short-channel transistors were fabricated following the principle of design technology co-optimization. As illustrated in Fig. 3a, a short-channel Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET without source/drain–gate overlap was designed, in which an air-gap side wall was introduced to minimize the parasitic capacitance. Based on such architecture, a 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET array was fabricated with channel lengths ( $L_{\text{ch}}$ ) and gate lengths ( $L_{\text{g}}$ ) of 50–100 nm and 30–50 nm, respectively (Fig. 3b). A typical short-channel 2D GAAFET with overlap-free air gaps, channel length of 50 nm and gate length of 30 nm is illustrated in Fig. 3c–e. By analysing the structural details of the channel area in the as-fabricated short-channel 2D GAAFET, the 2D Bi<sub>2</sub>O<sub>2</sub>Se nanosheet thickness was  $\sim 4.2 \text{ nm}$  and the EOT of the surrounding single-crystalline Bi<sub>2</sub>SeO<sub>3</sub> dielectric was measured as  $\sim 0.28 \text{ nm}$ . Both components satisfy the requirements of dimensional scaling for GAA transistors at the ångström technology node.

The output curves of the 30-nm-length 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET is plotted in Fig. 3f. In this enhancement-mode GAAFET, a typical ohmic-contact feature is clearly shown with a relatively low total resistance of  $330 \Omega \mu\text{m}$ , lower than most of the reported 2D transistors (Supplementary Fig. 14). In particular, an ultralow 0.5 V drain voltage drives Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET to gain high on-state current ( $I_{\text{on}}$ ) surpassing  $1 \text{ mA } \mu\text{m}^{-1}$ , and only 0.8 V drain voltage is required to saturate the output current with  $1.2 \text{ mA } \mu\text{m}^{-1}$ . The corresponding transfer characteristics show ideal switching behaviour ( $I_{\text{on}}/I_{\text{off}} > 10^6$ ), maximum transconductance ( $G_{\text{m,max}} > 1.6 \text{ mS } \mu\text{m}^{-1}$ ) and a small hysteresis ( $\sim 15 \text{ mV}$ ) (Fig. 3g, Extended Data Fig. 8 and Supplementary Fig. 15). Moreover, the  $G_{\text{m,max}}$ –channel length relationship exhibits a typical inverse proportion relationship (Extended Data Fig. 9). The  $V_{\text{DD}}$  of 2D GAAFET is scaled down to 0.5 V, enabling the control of the channel from  $100 \text{ nA } \mu\text{m}^{-1}$  (off state) to over  $800 \mu\text{A } \mu\text{m}^{-1}$  (on state), which exceeds the scaling limitation of silicon transistors, exactly satisfying the requirement of the 2D-based GAAFET at the ångström node (Supplementary Fig. 16). More performance and statistical analysis of 30-nm-length 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET can be found in Supplementary Fig. 17 and Extended Data Fig. 10. Our short-channel 2D GAAFET showed that the maximum on-state current ( $I_{\text{on}}$ ) and transconductance ( $G_{\text{m,max}}$ ) at  $V_{\text{DS}}$  of 0.5 V were

$1.28 \text{ mA } \mu\text{m}^{-1}$  and  $2.18 \text{ mS } \mu\text{m}^{-1}$ , respectively, with an average  $V_{\text{t}}$  and on-off ratio of 0.4 V and  $3 \times 10^6$ , respectively. For further improvement of yield and device-to-device uniformity, the high-precision lithography equipment, self-alignment technology and uniform transfer strategy are highly desired.

For further evaluation of the performance advantages of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs, we performed a comprehensive analysis guided by the performance, power and area (PPA) principle. As shown in Fig. 3h, we first evaluate the absolute performance by directly comparing the typical transfer curve at  $V_{\text{DS}} = 0.5 \text{ V}$  with state-of-the-art silicon complementary FET (CFET) (Intel)<sup>4</sup>, 26-nm-gate-length silicon GAAFET (Interuniversity Microelectronics Centre (IMEC))<sup>5</sup> and 40-nm-gate-length TMD GAAFET (TSMC)<sup>17</sup>. Note that all transfer curves were normalized by an off-state current of  $100 \text{ nA } \mu\text{m}^{-1}$ , which is consistent with the silicon-based counterparts reported by Intel and IMEC. With similar channel lengths, the as-fabricated 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET shows an on-state current 100 times higher than that of 2D TMD GAAFET and 1.4 times higher than the silicon-based GAAFET under a much lower driven voltage of 0.5 V (versus 0.65 V for Si CFET, 0.7 V for Si GAAFET and 1.0 V for TMD GAAFET). For the evaluation of performance and area, Fig. 3i benchmarks the on-state current versus gate length of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs, 2D Bi<sub>2</sub>O<sub>2</sub>Se FinFETs, Ge GAAFET, Si GAAFET and other 2D-based FETs. For a fair comparison, all on-state currents are extracted at saturation gate voltage, and the supply voltage is set at 0.6 V (standard projected by IRDS for 2D GAAFET<sup>27</sup>). Quantitatively, 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs yield a high on-state current of  $1,082 \mu\text{A } \mu\text{m}^{-1}$ , surpassing all GAA counterparts and IRDS targets and rivalling the state-of-the-art 2D-based transistors. Note that some counterparts show a higher on-state current density at a larger  $V_{\text{DS}}$  (Supplementary Fig. 18).


Guided by the PPA principle and IRDS roadmap, two key parameters of intrinsic delays and EDP were used as the figure of merits for benchmarking performance and energy efficiency, respectively. The intrinsic delay ( $\tau$ ) and EDP can be described as

$$\tau = C_{\text{total}} V_{\text{DD}} / I_{\text{on}}$$

$$\text{EDP} = C_{\text{total}}^2 V_{\text{DD}}^3 / I_{\text{on}},$$

where  $C_{\text{total}}$  represents the total capacitance, and  $V_{\text{DD}}$  and  $I_{\text{on}}$  represent the supply voltage and corresponding on-state current, respectively. Benefitting from the air-gap design, ultralow  $V_{\text{DD}}$  and relatively high  $I_{\text{on}}$ , 2D Bi<sub>2</sub>O<sub>2</sub>Se GAAFETs simultaneously exhibit the delay and EDP of 1.9 ps and  $1.84 \times 10^{-27} \text{ Js } \mu\text{m}^{-1}$ , respectively (for calculation details, see Methods). From the perspective of the PPA principle, 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs perform better high-speed and low-power merits than the commercial FinFET (Intel)<sup>28–30</sup>, Si GAAFET (IBM and IMEC)<sup>5,6</sup> and 2D FETs reported by academia<sup>31</sup>, satisfying the HD target for the 2031 ångström node. The yield of the device versus different channel lengths with well-defined criteria is shown in Supplementary Fig. 19, showing a high yield for the long-channel-length device and a relatively lower yield for channel lengths smaller than 0.1  $\mu\text{m}$ .

Multiple logic units including NOT (inverter), the NOR gate and the NAND gate were further fabricated by using 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFETs. As shown in Fig. 4a–c, a GAA-based n-type inverter exhibits a sharp switching behaviour at an operating voltage of 1 V with a voltage gain as high as  $59 \text{ V } \text{V}^{-1}$ . The output current ( $I_{\text{out}}$ ) of this as-fabricated inverter is only about 5 nA, which guarantees a low dynamic power consumption ( $P_{\text{out}}$ ) of 5 nW (Fig. 4d,e). Furthermore, benchmarked against silicon and other 2D counterparts for inverter voltage gain versus  $V_{\text{DD}}$ , the 2D Bi<sub>2</sub>O<sub>2</sub>Se GAAFET-based inverter clearly shows optimal gate gains in the low voltage range from 0.3 V to 1.0 V, which is benefitted by high-quality interfaces and GAA architecture for higher electrostatic efficiency (Fig. 4f and details in Methods and Supplementary Fig. 20). More complicated logic units such as the NOR gate and the NAND



**Fig. 3 | Structural details, electronic characteristics and comprehensive benchmarking of short-channel 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFETs with air-gap structure.** **a**, A structural schematic of short-channel 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFETs with air-gap structure. **b**, A tilted-view SEM image of short-channel 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET arrays, in which the channel lengths ( $L_{\text{ch}}$ ) vary from 50 nm to 100 nm with gate lengths ( $L_{\text{G}}$ ) of 30 nm. Scale bar, 100 nm. **c**, A top-view SEM image of a 2D  $\text{Bi}_2\text{O}_2\text{Se}$ -based GAAFET with  $L_{\text{ch}}$  and  $L_{\text{G}}$  of 50 nm and 30 nm, respectively. Scale bar, 30 nm. **d**, Left: a high-resolution cross-sectional STEM image of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  shown in **c**, indicating a clear air-gap structure. Right: interfacial details for the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET, showing the sub-0.3 nm EOT with an atomically flat interface. **e**, The energy EDX element mapping of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAA heterostructure shown in **a**. **f, g**, Typical output (**f**) and transfer (**g**) characteristic curves of the 30-nm-gate 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET shown in **d**, which operates at 0.5 V with an on-state current over 1 mA

$\mu\text{m}^{-1}$  and on-off ratio over  $10^6$ . The current density was normalized by the per-channel footprint. **h**, A transfer characteristics comparison of the as-prepared 30-nm-gate 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET operated at 0.5 V (red dots), 26-nm-gate Si GAAFET operated at 0.7 V (IMEC, purple dots)<sup>5</sup>, 75-nm-gate Si CFET operated at 0.65 V (Intel, grey dots)<sup>4</sup> and 40-nm-gate 2D  $\text{MoS}_2$  GAAFET operated at 1.0 V (TSMC, blue dots)<sup>17</sup>. Note that all curves are normalized with the same rule. Inset: the linear scale transfer characteristics comparison. **i**, Benchmarking of the on-state current ( $I_{\text{on}}$ ) at  $V_{\text{DS}} = 0.6$  V versus  $L_{\text{G}}$  of 2D  $\text{Bi}_2\text{O}_2\text{Se}$  GAAFETs with Si GAAFET, TMD GAAFET, TMD FinFET, Ge n-type GAAFET, TMD planar FET and  $\text{Bi}_2\text{O}_2\text{Se}$  FinFET. The high-performance (HP) and high-density (HD) targets projected by IRDS are also plotted. **j**, Benchmarking of the intrinsic delay versus EDP of 2D  $\text{Bi}_2\text{O}_2\text{Se}$  GAAFETs versus commercial Si FinFET (Intel)<sup>28–30</sup>, Si GAAFET (IMEC and IBM)<sup>5,6</sup> and 2D planar FETs<sup>31</sup>. The corresponding targets projected by IRDS are also plotted.


gate were also fabricated using 2D  $\text{Bi}_2\text{O}_2\text{Se}$  GAAFETs (Fig. 4g–j). The NOR gate and NAND gate operate at a low  $V_{\text{DD}}$  of 1.0 V to perform their logical functions. Our results demonstrate the scalability for future 2D-GAA-based low-power circuits.

Notwithstanding the advances in transistor properties and logic units, challenges still remain for 2D  $\text{Bi}_2\text{O}_2\text{Se}$  GAAFETs from current lab batches towards mass product. For future IC applications, efforts should concentrate on the large-scale synthesis of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAA heterostructure, the reliable transfer method, the mass-product-compatible conformal electrodes deposition and p-type

modulation. Based on these issues, we highlight the innovations in scalable CVD equipment, native-oxide integration, damage-free wafer-scale stacking strategy and the atomical layer deposition for electrode metallization. Enlightened by the recent research, the p-type channels via contact or work-function regulation are also being investigated.

In summary, we report a multi-layer-stacked GAA configuration based on 2D materials via epitaxial M3D integration, overcoming the power-scaling limitations of silicon-based nanotechnologies. With the atomically smooth interface and ultrascaled EOT, the as-fabricated 2D





**Fig. 4 | Low-power 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET logics.** **a**, Structural schematic (i) and tilted SEM image (ii) of an n-type MOS inverter fabricated on two 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs. **b, c**, The transfer characteristics (b) and corresponding voltage gains (c) at 1 V supply voltage of the inverter shown in **a**. **d, e**, The operating current (d) and corresponding static power consumption (e) of the inverter demonstrated in **a, f**. **f**, Benchmarking of voltage gains versus  $V_{\text{DD}}$  of inverters

based on 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET, 2D TMD FET, Si FinFET and Si GAAFET.

**g**, Circuit diagram (i) and SEM image (ii) of NAND gate based on 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET. **h**, Input–output logic functions of the NAND gate with an  $V_{\text{DD}}$  of 1 V. **i**, Circuit diagram (i) and SEM image (ii) of the NOR gate based on 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET. **j**, Input–output logic functions of the NOR gate with  $V_{\text{DD}}$  of 1 V. GND, ground;  $V_{\text{in}}$ , input voltage;  $V_{\text{out}}$ , output voltage;  $A_v$ , voltage gain.

$\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs exhibited valid gate efficiency, performance and robust reliability merits. By using such an excellent epitaxial strategy, the upcoming M3D integration of 2D complementary GAAFETs, 2D multibranch-channel FETs are expected in the foreseeable future. Nevertheless, this work demonstrates that 2D GAAFETs do exhibit comparable performance and energy efficiency to commercial silicon-based transistors, making them a promising candidate for post-silicon M3D integration at the ångström technology node.

## Online content

Any methods, additional references, Nature Portfolio reporting summaries, source data, extended data, supplementary information,

acknowledgements, peer review information; details of author contributions and competing interests; and statements of data and code availability are available at <https://doi.org/10.1038/s41563-025-02117-w>.

## References

- Waldrop, M. The chips are down for Moore's law. *Nature* **530**, 144 (2016).
- Lundstrom, M. Moore's law forever? *Science* **299**, 210–211 (2003).
- Bae, G. et al. 3nm GAA technology featuring multi-branch-channel FET for low power and high performance applications. In *2018 IEEE International Electron Devices Meeting (IEDM)* 28.27.21–28.27.24 (IEEE, 2018).

4. Huang, C. Y. et al. 3-D self-aligned stacked NMOS-on-PMOS nanoribbon transistors for continued Moore's law scaling. In *2020 IEEE International Electron Devices Meeting (IEDM)* 20.26.21–20.26.24 (IEEE, 2020).
5. Ritzenthaler, R. et al. Vertically stacked gate-all-around Si nanowire CMOS transistors with reduced vertical nanowires separation, new work function metal gate solutions, and DC/AC performance optimization. In *2018 IEEE International Electron Devices Meeting (IEDM)* 21.25.21–21.25.24 (IEEE, 2018).
6. Loubet, N. et al. Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET. In *2017 Symposium on VLSI Technology (VLSIT)* T230–T231 (IEEE, 2017).
7. Theis, T. N. & Wong, H. S. P. The end of Moore's law: a new beginning for information technology. *Comput. Sci. Eng.* **19**, 41–50 (2017).
8. Liu, C. et al. Two-dimensional materials for next-generation computing technologies. *Nat. Nanotechnol.* **15**, 545–557 (2020).
9. Jiang, J., Xu, L., Qiu, C. & Peng, L. M. Ballistic two-dimensional InSe transistors. *Nature* **616**, 470–475 (2023).
10. Wu, F. et al. Vertical MoS<sub>2</sub> transistors with sub-1-nm gate lengths. *Nature* **603**, 259–264 (2022).
11. Shen, P. C. et al. Ultralow contact resistance between semimetal and monolayer semiconductors. *Nature* **593**, 211–217 (2021).
12. Lu, D. et al. Monolithic three-dimensional tier-by-tier integration via van der Waals lamination. *Nature* **630**, 340–345 (2024).
13. Tan, C. et al. 2D fin field-effect transistors integrated with epitaxial high- $\kappa$  gate oxide. *Nature* **616**, 66–72 (2023).
14. Wu, J. et al. High electron mobility and quantum oscillations in non-encapsulated ultrathin semiconducting Bi<sub>2</sub>O<sub>2</sub>Se. *Nat. Nanotech.* **12**, 530–534 (2017).
15. Cao, W. et al. The future transistors. *Nature* **620**, 501–515 (2023).
16. Illarionov, Y. Y. et al. Insulators for 2D nanoelectronics: the gap to bridge. *Nat. Commun.* **11**, 3385 (2020).
17. Chung, Y. Y. et al. First demonstration of GAA monolayer-MoS<sub>2</sub> nanosheet nFET with 410  $\mu\text{A}/\mu\text{m}$   $I_{\text{on}}$  1V  $V_{\text{D}}$  at 40nm gate length. In *2022 International Electron Devices Meeting (IEDM)* 34.35.31–34.35.34 (IEEE, 2022).
18. Xiong, X. et al. Demonstration of vertically-stacked CVD monolayer channels: MoS<sub>2</sub> nanosheets GAA-FET with  $I_{\text{on}} > 700 \mu\text{A}/\mu\text{m}$  and MoS<sub>2</sub>/WSe<sub>2</sub> CFET. In *2021 IEEE International Electron Devices Meeting (IEDM)* 7.5.1–7.5.4 (IEEE, 2021).
19. Huang, X. et al. Ultrathin multibrIDGE channel transistor enabled by van der Waals assembly. *Adv. Mater.* **33**, e2102201 (2021).
20. Xu, Y. et al. Scalable integration of hybrid high- $\kappa$  dielectric materials on two-dimensional semiconductors. *Nat. Mater.* **22**, 1078–1084 (2023).
21. Chen, Z. Gate-all-around nanosheet transistors go 2D. *Nat. Electron.* **5**, 830–831 (2022).
22. Zhang, Y. et al. A single-crystalline native dielectric for two-dimensional semiconductors with an equivalent oxide thickness below 0.5 nm. *Nat. Electron.* **5**, 643–649 (2022).
23. Li, T. et al. A native oxide high- $\kappa$  gate dielectric for two-dimensional electronics. *Nat. Electron.* **3**, 473–478 (2020).
24. Davoudi, M. R. et al. Multi-scale modeling of transistors based on the 2D semiconductor Bi<sub>2</sub>O<sub>2</sub>Se. In *2023 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD)* 49–52 (IEEE, 2023).
25. Knobloch, T. et al. Modeling the performance and reliability of two-dimensional semiconductor transistors. In *2023 International Electron Devices Meeting (IEDM)* 1–4 (IEEE, 2023).
26. Sung-Young, L. et al. A novel multibrIDGE-channel MOSFET (MBCFET): fabrication technologies and characteristics. *IEEE Trans. Nanotechnol.* **2**, 253–257 (2003).
27. *International Roadmap for Devices and Systems 2023 Edition* (IRDS, 2024); <https://irds.ieee.org/>
28. Auth, C. et al. A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects. In *2017 IEEE International Electron Devices Meeting* 29.21.21–29.21.24 (IEEE, 2017).
29. Natarajan, S. et al. A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588  $\mu\text{m}^2$  SRAM cell size. In *2014 IEEE International Electron Devices Meeting (IEDM)* 3.7.1–3.7.3 (IEEE, 2014).
30. Auth, C. et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors. In *2012 Symposium on VLSI Technology (VLSIT)* 131–132 (IEEE, 2012).
31. Fan, D. et al. Two-dimensional semiconductor integrated circuits operating at gigahertz frequencies. *Nat. Electron.* **6**, 879–887 (2023).

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.

© The Author(s), under exclusive licence to Springer Nature Limited 2025



## Methods

### Preparation of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructure

The 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructure was prepared via controllable intercalative oxidation strategy. The oxidation process was performed in a UV–O<sub>3</sub> generator (Novascan 4' UV/O<sub>3</sub>) equipped with a low-pressure mercury lamp, which emits 185 nm vacuum UV and dissociates O<sub>2</sub> molecules into reactive oxygen atoms. A heating stage with a programmed timer was fixed on the oxidation chamber, which is crucial for the multistage oxidation process. By modulating the key parameters (reaction time, reaction temperature and oxygen concentration) and the design of the reaction process, GAA heterostructure with variable native-oxide thickness can be prepared on the basis of membrane samples, free-standing nanosheets or vertical fins. The detailed oxidation process is explained in Supplementary Fig. 1, and the transfer-related process is discussed in 'Low-temperature M3D technology for wafer-scale multi-layer-stacked Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructure'.

**GAA structure based on membrane samples.** Stage I, exfoliation. The membrane samples were first exfoliated from growth substrates via interfacial modulation to expose the fresh faces.

Stage II, preheating. Because the oxidation process requires precise duration control, the mercury lamp needs to be preheated to stabilize at the desired temperature, ensuring the repeatable oxidation condition. The time for preheating should be no less than 60 s after the stabilization of temperature.

Stage III, medium-temperature oxidation. The intercalation reaction initiated at the edge of the 2D Bi<sub>2</sub>O<sub>2</sub>Se, where the [Bi<sub>2</sub>O<sub>2</sub>]<sub>n</sub><sup>2n+</sup> frameworks remain intact while the Se<sup>2−</sup> anions were oxidized into [SeO<sub>3</sub>]<sub>n</sub><sup>2−</sup> (ref. 22). In this stage, the intercalation process was designed to deepen layer by layer. To prepare the heterostructures with different native-oxide thicknesses, the reaction duration in this stage can be adjusted.

Stage IV, cooling-down and transferring. The substrates should be removed from the chamber and cool down as soon as possible to avoid possible overreaction. The samples were transferred onto a flexible substrate (such as polydimethylsiloxane (PDMS)) for strain relaxation, and the transfer medium was removed to explore another face.

Stage V, preheating. See also stage II.

Stage VI, medium-temperature oxidation. The oxidation process was symmetrically performed on another face.

Stage VII, cooling-down, transferring and patterning. The samples were transferred to the target substrate after cooling down. A patterning process was performed for subsequent GAA nanosheet fabrication.

Stage VIII, long-time low-temperature oxidation. After the transfer and patterning process, an extra long-time low-temperature oxidation process was designed to remove the possible polymer residue and ensure the entire encapsulation without the influence of the native-oxide thickness.

Stage IX, preheating process. See also stage II.

Stage X, medium-temperature oxidation. The postoxidation was designed to repair the possible damage of Bi<sub>2</sub>SeO<sub>3</sub> lattice during the transfer process. For the fabrication of pre-embedded metal electrodes, this process can act as an annealing process for an improved dielectric–metal interface.

**GAA structure preparation based on freestanding or vertical fin samples.** Stage I, long-time low-temperature oxidation. To prepare a GAA structure based on free-standing samples, side edges of 2D Bi<sub>2</sub>O<sub>2</sub>Se nanosheet need to be entirely wrapped by Bi<sub>2</sub>SeO<sub>3</sub>, so a preoxidation was designed to initiate at a relatively low temperature for a long time to form the intact core–shell structure without large layer-to-layer distortion.

Stage II, preheating process. Because the oxidation process requires precise duration control, the mercury lamp needs to be

preheated to stabilize at the desired temperature, ensuring the repeatable oxidation condition. The time for preheating should be no less than 60 s after the stabilization of temperature.

Stage III, medium-temperature oxidation. After the initiation, the intercalation process was designed to be deepened layer by layer. Note that, for freestanding or vertical fin samples, the exterior layers exhibited a higher reaction rate because of the relatively slight lattice strain to overcome. Once the outer layers were completely oxidized, the lattice strain applied to inner layers became larger, causing the oxidation process to self-terminate. To prepare the heterostructures with different native-oxide thicknesses, the reaction duration in this stage can be adjusted.

Stage IV, preheating process. See also stage II.

Stage V, high-temperature instantaneous oxidation. After the termination of stage III, an extra high-temperature oxidation process was performed to optimize the Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> interface. The possible lattice vacancies, defects and distortion were restored in this process, which is essential for the fabrication of low-power transistors.

Stage VI, cooling down. The substrates should be removed from the chamber and cool down as soon as possible to avoid possible overreaction.

Stage VII, transfer process. The as-prepared Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> heterostructure can be either directly transferred to the target substrate for structural characterization or encapsulated by metal for further microfabrications.

Stage VIII, long-time low-temperature oxidation. After the transfer process, an extra long-time low-temperature oxidation process was designed to remove the possible polymer residue and ensure the entire encapsulation without the influence of the native-oxide thickness.

Stage IX, preheating process. See also stage II.

Stage X, medium-temperature oxidation. The postoxidation was designed to repair the possible damage of the Bi<sub>2</sub>SeO<sub>3</sub> lattice during the transfer process. For the fabrication of pre-embedded metal electrodes, this process can act as an annealing process for an improved dielectric–metal interface.

### Fabrication and measurement of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAAFET

Based on the GAA heterostructure prepared by the multistage oxidation process, the GAAFET can thus be fabricated by the following approaches. The key to the successful fabrication of GAAFET was the introduction of the metal electrodes that wrap the dielectric entirely. Based on this issue, two approaches were carried out.

**Vertical encapsulating approach.** In this approach, the metal gate electrodes were directly deposited onto the free-standing or vertical fin Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructures to form a gate-wrapped GAA structure before being transferred to target substrate. The magnetron sputtering system equipped with the low-power radio frequency mode (QAM-4W-STS, ULVAC Technologies) was used to wrap the dielectric without damage. The substrate was set to rotate during the deposition, and a conformal Au layer with thickness of no less than 25 nm was prepared. Note that the background vacuum should be as low as possible and the carrier gas flow should be controlled at about 15 sccm to obtain flat Au layers with small grain size. The Au-wrapped GAA heterostructure was then transferred to Si/SiO<sub>2</sub> substrate with location marks. Thermal release tape (TRT) was used as transfer medium in this approach to increase the transfer efficiency. After the release procedure, the substrate was immersed in boiling acetone to remove the polymer residue, followed by an extra UV–O<sub>3</sub> oxidation process to repair the possible damage of the native oxide layer ('Preparation of 2D Bi<sub>2</sub>O<sub>2</sub>Se/Bi<sub>2</sub>SeO<sub>3</sub> GAA heterostructure'). The patterned Pd gate electrodes were then prepared by standard electron beam lithography (EBL) upon the Au all-around gate, followed by electron beam evaporation. The Pd electrodes not only provide connection for the Au

gate but also act as protection mask for the following etching process. The source and drain windows were thus defined by EBL, and the aqueous etchant with a component ratio of  $I_2:KI:H_2O = 0.5:2:70$  was used to etch away the Au layer. Note that the etch reaction lasts no more than 3 s and needs to be quenched quickly in hot water (90 °C) to remove the etchant residue. The source and drain electrodes were then deposited by low-temperature electronic beam evaporation right after the etch of  $Bi_2SeO_5$  via mild Ar plasma or diluted HF solution. This approach was suitable for either short-channel devices or long-channel devices (Supplementary Fig. 5).

**Pre-embedded electrode approach.** In this approach, a pre-embedded metal electrode was prepared in Si/SiO<sub>2</sub> substrate, and the GAA heterostructures were then transferred onto it, following the wrapping of side wall and surface to form an all-around gate. The pre-embedded electrode arrays can be patterned by maskless laser lithography system (MLA150) with a photoresist film (AR-P5350, All-resist EN) or EBL process, and Ti/Au was deposited by electron beam evaporation. Note that the evaporation rate should be controlled at no more than  $0.1 \text{ Å s}^{-1}$  with a cold substrate plate to reduce the roughness of the electrodes. The GAA structures can thus be directly transferred onto the electrodes. After the postoxidation process to complete the fully wrapped encapsulation and repair the possible mechanical damage of the dielectric ('Preparation of 2D  $Bi_2O_2Se/Bi_2SeO_5$  GAA heterostructure'), an extra annealing programme at 170 °C in air was designed to optimize the contact of the dielectric and the metal electrodes. The all-around gate was thus prepared by the magnetron sputtering system equipped with the low-power radio frequency mode (QAM-4W-STS, ULVAC). With the standard EBL process, the source/drain windows were defined and the top layer of  $Bi_2SeO_5$  was thus etched by Ar plasma, followed by the deposition of metal electrodes. This approach was particularly suitable for the membrane samples and short-channel devices (Supplementary Fig. 4).

Note that both approaches were compatible with the site-specification transfer technology, and the multi-layered GAA devices can thus be fabricated for further investigation.

### Low-temperature M3D technology for wafer-scale multi-layer-stacked $Bi_2O_2Se/Bi_2SeO_5$ GAA heterostructure

The transfer process is shown in Supplementary Fig. 3. First, a 50 nm  $Al_2O_3$  film was deposited on  $Bi_2O_2Se$  film by electron beam evaporation. After that, 500 nm nickel film was deposited on  $Al_2O_3$  by magnetron sputtering. Then, the TRT was laminated onto the Ni as a handle layer to peel off the  $Bi_2O_2Se$  film from the growth substrate. UV- $O_3$  cleaner was used to partially oxidate the  $Bi_2O_2Se$  to  $\beta-Bi_2SeO_5$ , followed by spin-coating polypropylene carbonate (PPC) polymer and laminating PDMS onto PPC. The composite film was heated at 130 °C to release the TRT tape, and the Ni and  $Al_2O_3$  film was etched by  $1 \text{ mol l}^{-1} \text{ FeCl}_3$  aqueous solution and  $1 \text{ mol l}^{-1} \text{ NaOH}$  aqueous solution, respectively. After that, the unoxidized surface of  $Bi_2O_2Se$  was exposed, which can be oxidated by UV- $O_3$  cleaner to form the structure of  $Bi_2SeO_5/Bi_2O_2Se/Bi_2SeO_5$ . Then, the as-fabricated film was laminated onto few-layer graphene/SiO<sub>2</sub>/Si followed by releasing the PDMS at 180 °C and removing the PPC with acetone. Then, few-layer graphene was transferred on it to achieve the structure of graphene/ $Bi_2SeO_5/Bi_2O_2Se/Bi_2SeO_5$ /graphene. By stacking the graphene and  $Bi_2SeO_5/Bi_2O_2Se/Bi_2SeO_5$  alternatively, the multistack of graphene and  $Bi_2SeO_5/Bi_2O_2Se/Bi_2SeO_5$  can be fabricated.

### Characterizations of $Bi_2O_2Se/Bi_2SeO_5$ GAA heterostructure

**SEM characterization.** The morphology of segmental  $Bi_2O_2Se/Bi_2SeO_5$  heterostructures and GAAFETs was characterized by a Hitachi S4800 field emission electron microscope with an acceleration voltage of 1 kV, lower imaging mode. The tilted images were acquired by tilting the sample holder by 45°.

**Cross-sectional STEM characterization.** Focused ion beam (FIB) samples were fabricated by using a FEI Scios 2 Dual Beam SEM/FIB system. Cross-sectional transmission electron microscopy (TEM) samples were fabricated following the standard FIB fabrication process. To reveal both 2D  $Bi_2O_2Se/Bi_2SeO_5$  heterostructure interface and metal gate/dielectric interface, GAAFET devices were used for structural characterization samples after electrical testing.

The atomic structure of 2D  $Bi_2O_2Se/Bi_2SeO_5$  heterostructure interface and as-fabricated 2D GAAFET can be studied by cross-sectional STEM. All cross-sectional STEM results, corresponding energy-dispersive X-ray (EDX) element mapping and electron energy loss element mapping were obtained using an aberration-corrected scanning transmission electron microscope (FEI Titan Cubed Themis G2 300, operated at 300 kV acceleration voltage).

### Electrical measurement of $Bi_2O_2Se/Bi_2SeO_5$ GAAFETs

The electrical characteristics of the as-fabricated 2D  $Bi_2O_2Se/Bi_2SeO_5$  GAAFETs were determined on a semiconductor analyser (keysight B1500) equipped with a micromanipulator probe (LakeShore CRX-VF) under a vacuum of  $10^{-4}$  mbar at room temperature. For the repeated dual-direction measurement, a sweep rate of  $0.1 \text{ V s}^{-1}$  and an interval of 1 s were set, and 50–200 sweep cycle times were carried out to investigate the reliability of as-fabricated 2D  $Bi_2O_2Se/Bi_2SeO_5$  GAAFETs.

### DFT calculations

To calculate the surface energy of the as-prepared  $Bi_2O_2Se/Bi_2SeO_5$  heterostructure, the atomical structure was established and optimized by the DFT method implemented in the Vienna Ab initio Simulation Package (VASP)<sup>32,33</sup>. The valence electron–ion core interaction was treated by the projector augmented wave method, and the Perdew–Burke–Ernzerhof functional with generalized gradient approximation was used to describe the exchange–correlation interaction. The DFT-D3 dispersion-correction method was adopted to describe the van der Waals interactions, and the plane-wave cut-off energy was set as 500 eV. Energy convergence criteria for electronic and ionic iterations were set to be  $10^{-5}$  eV and  $10^{-4}$  eV, respectively. The interface energy per area is calculated by

$$E_{\text{interface}} = \frac{E_{Bi_2O_2Se/Bi_2SeO_5} - (E_{Bi_2O_2Se} - E_{Bi_2SeO_5})/2}{A},$$

where  $E_{Bi_2O_2Se/Bi_2SeO_5}$  is the energy of the  $Bi_2O_2Se/Bi_2SeO_5$  heterostructure.  $E_{Bi_2O_2Se}$  and  $E_{Bi_2SeO_5}$  are the energy of  $Bi_2O_2Se$  and  $Bi_2SeO_5$  in the same  $[Bi_2O_2]_n^{2n+}$  framework of heterostructure, respectively.  $A$  represents the interface area between  $Bi_2O_2Se$  and  $Bi_2SeO_5$  in the heterostructure.

### The estimate of EOT

The EOT is defined as<sup>16</sup>

$$\text{EOT} = \frac{\epsilon_r(\text{SiO}_2)t_{\text{ox}}}{\epsilon_{\text{ox}}(Bi_2SeO_5)},$$

where  $\epsilon_r(\text{SiO}_2)$  represents the dielectric constant of SiO<sub>2</sub>, and  $t_{\text{ox}}$  and  $\epsilon_{\text{ox}}$  ( $Bi_2SeO_5$ ) respectively represent the physical thickness and dielectric constant of the oxide used in the as-fabricated FET.

For the 2D  $Bi_2O_2Se/Bi_2SeO_5$  GAAFETs in this work, the  $t_{\text{ox}}$  was the  $Bi_2SeO_5$  thickness extracted from the high-resolution cross-section STEM images of the corresponding FET after electrical measurement. The dielectric constant of the  $Bi_2SeO_5$  has been well investigated by our group<sup>13,22</sup>, which was about 21. For the structures and devices shown in Figs. 1 and 3, the physical thickness of  $Bi_2SeO_5$  was determined to be about 1.6 nm for two layers, and for the device shown in Fig. 2, the physical thickness was determined to be 2.4–4 nm for three to five layers. The EOTs were thus calculated 0.28 nm and 0.45–0.75 nm, respectively.

For the EOT target projected by IRDS, the roadmap pointed out that the capacitive equivalent thickness was 1.0 nm for Si-based FinFET in 2023 and no more than 0.9 nm for the forthcoming GAAFET<sup>27</sup>. The capacitive equivalent thickness (or inversion layer) consists of EOT and the physical extension of the inversion layer, which was approximately 0.4 nm (ref. 34). Therefore, the target EOT projected by IRDS was estimated to be 0.6 nm for Si-based FinFET and 0.5 nm for the forthcoming GAAFET technical node.

To avoid misestimates in EOT benchmarking, only the counterparts with available EOT values are included in Supplementary Fig. 13.

### The extraction of $V_{DD}$

Because there is not a well-defined value of  $V_{DD}$  owing to variations in device parameters, we extract the minimum ( $I_{off}$ ) and maximum ( $I_{on}$ ) of  $I_{DS}$  from a typical subthreshold transfer curve and calculate the width of the supply–voltage window corresponding to the on–off ratio. For typical high-performance transistors in modern ICs, the  $I_{off}$  was recommended to be 100 nA  $\mu\text{m}^{-1}$ . This method was suggested by authoritative perspectives<sup>15,35</sup> and has been used in recent works based on 2D semiconductors<sup>9,20</sup>. The benchmarking of  $V_{DD}$  and the corresponding on–off ratio is shown in Supplementary Fig. 13. Our GAAFETs exhibit ultralow  $V_{DD}$  below 0.5 V while supplying a high on–off ratio exceeding  $10^7$ .

### The calculation of trap density ( $D_{it}$ )

$D_{it}$  is defined by

$$SS = \ln(10) \frac{k_B T}{q} \left( 1 + \frac{q D_{it}}{C_G} \right),$$

where  $k_B$  is the Boltzmann constant,  $q$  is the elemental charge,  $T$  is the absolute temperature and  $C_G$  is the gate capacitance, which can be calculated by EOT ('The estimate of EOT').

### The calculation of static power consumption

The static power consumption was a part of total power consumption, which was defined as<sup>15</sup>

$$P_{\text{static}} = I_{\text{off}} V_{DD},$$

where  $I_{\text{off}}$  is the off-state current and  $V_{DD}$  is defined as in 'The extraction of  $V_{DD}$ '.

To exemplify the calculation of power consumption, the detailed calculation process of the GAAFET in Supplementary Fig. 13 was as follows.

The off-state current was measured as 0.5 pA, and the  $V_{DD}$  was 0.48 V, supplying an on–off ratio over  $10^7$ ; thus, the  $P_{\text{static}}$  was calculated as  $0.5 \text{ pA} \times 0.48 \text{ V} = 2.4 \times 10^{-13} \text{ W}$ .

The calculation process was also suitable for other counterparts and IRDS targets.

### The calculation of delay and EDP

The expression of gate delay ( $\tau$ ) and EDP are defined as<sup>9</sup>

$$\tau = C_{\text{total}} V_{DD} / I_{\text{on}}$$

$$\text{EDP} = C_{\text{total}}^2 V_{DD}^3 / I_{\text{on}},$$

where  $V_{DD}$  represents the supply voltage defined in 'The extraction of  $V_{DD}$ ' and  $I_{\text{on}}$  represents the corresponding on-state current. The  $C_{\text{total}}$  is total capacitance per channel width, which contains gate capacitance and parasitic capacitance induced by the spacer. However, in our device configuration, the all-around gate controls the channel without overlap with the source/drain part. In addition, the air-gap side wall was introduced in our GAAFETs (Fig. 3a). Therefore, for our

short-channel GAAFETs, the delay can be calculated as follows:  $C_{\text{total}} = \epsilon_r \epsilon_0 \times L_G / d = (21 \times 8.85 \times 10^{-12} \text{ F m}^{-1} / 1.6 \text{ nm}) \times 30 \text{ nm} = 3.835 \text{ fF } \mu\text{m}^{-1}$ ,  $\tau = C_{\text{total}} V_{DD} / I_{\text{on}} = 3.835 \text{ fF } \mu\text{m}^{-1} \times 0.5 \text{ V} / 1 \text{ mA } \mu\text{m}^{-1} = 1.9 \text{ ps}$ . The corresponding EDP can be calculated as follows:  $\text{EDP} = C_{\text{total}}^2 V_{DD}^3 / I_{\text{on}} = (3.835 \text{ fF } \mu\text{m}^{-1})^2 \times (0.5 \text{ V})^3 / 1 \text{ mA } \mu\text{m}^{-1} = 1.84 \times 10^{-27} \text{ Js } \mu\text{m}^{-1}$ .

For delay and EDP projected by IRDS targets, detailed device sizes and electrical specifications were all available. For 2D and silicon counterparts, these two parameters were directly extracted from corresponding literature.

### The calculation and benchmarking of inverter voltage gain

The inverter voltage gain is defined as

$$\text{Gain} = |dV_{\text{out}} / dV_{\text{in}}|.$$

The voltage gains of silicon<sup>36,37</sup> and other 2D counterparts<sup>20,38–51</sup> were directly extracted.

### Data availability

The data that support the findings of this study are available from the corresponding authors upon reasonable request.

### Code availability

All computational data are presented in the article. All DFT calculations were performed using VASP, which is commercially available at <https://www.vasp.at/>.

### References

- Kresse, G. & Furthmüller, J. Efficiency of ab-initio total energy calculations for metals and semiconductors using a plane-wave basis set. *Comp. Mater. Sci.* **6**, 15–50 (1996).
- Kresse, G. & Furthmüller, J. Efficient iterative schemes for ab initio total-energy calculations using a plane-wave basis set. *Phys. Rev. B* **54**, 11169–11186 (1996).
- Das, S. et al. Transistors based on two-dimensional materials for future integrated circuits. *Nat. Electron.* **4**, 786–799 (2021).
- Cheng, Z. et al. How to report and benchmark emerging field-effect transistors. *Nat. Electron.* **5**, 416–423 (2022).
- Li, K. S. et al. Negative-capacitance FinFET inverter, ring oscillator, SRAM cell, and Ft. In *2018 IEEE International Electron Devices Meeting (IEDM)* 31.37.31–31.37.34 (IEEE, 2018).
- Chang, S. W. et al. First demonstration of CMOS inverter and 6T-SRAM based on GAA CFETs structure for 3D-IC applications. In *2019 IEEE International Electron Devices Meeting (IEDM)* 11.17.11–11.17.14 (IEEE, 2019).
- Alam, M. H. et al. Lithium-ion electrolytic substrates for sub-1V high-performance transition metal dichalcogenide transistors and amplifiers. *Nat. Commun.* **11**, 3203 (2020).
- Conti, S. et al. Low-voltage 2D materials-based printed field-effect transistors for integrated digital and analog electronics on paper. *Nat. Commun.* **11**, 3566 (2020).
- Zhang, Q. et al. Simultaneous synthesis and integration of two-dimensional electronic components. *Nat. Electron.* **2**, 164–170 (2019).
- Lin, Z. et al. Solution-processable 2D semiconductors for high-performance large-area electronics. *Nature* **562**, 254–258 (2018).
- Li, N. et al. Large-scale flexible and transparent electronics based on monolayer molybdenum disulfide field-effect transistors. *Nat. Electron.* **3**, 711–717 (2020).
- Zhang, X. et al. Molecule-upgraded van der Waals contacts for Schottky-barrier-free electronics. *Adv. Mater.* **33**, 2104935 (2021).
- Pezeshki, A. et al. Static and dynamic performance of complementary inverters based on nanosheet  $\alpha$ -MoTe<sub>2</sub> p-channel and MoS<sub>2</sub> n-channel transistors. *ACS Nano* **10**, 1118–1125 (2016).



45. Lim, J. Y. et al. Homogeneous 2D MoTe<sub>2</sub> p–n junctions and CMOS inverters formed by atomic-layer-deposition-induced doping. *Adv. Mater.* **29**, 1701798 (2017).
46. Li, W. et al. Uniform and ultrathin high- $\kappa$  gate dielectrics for two-dimensional electronic devices. *Nat. Electron.* **2**, 563–571 (2019).
47. Resta, G. V. et al. Doping-free complementary inverter enabled by 2D WSe<sub>2</sub> electrostatically-doped reconfigurable transistors. In *2018 76th Device Research Conference (DRC)* 1–2 (IEEE, 2018).
48. Ngo, T. D. et al. Fermi-level pinning free high-performance 2D CMOS inverter fabricated with van der Waals bottom contacts. *Adv. Electron. Mater.* **7**, 2001212 (2021).
49. Yang, X. et al. Highly reproducible van der Waals integration of two-dimensional electronics on the wafer scale. *Nat. Nanotechnol.* **18**, 471–478 (2023).
50. Tong, L. et al. Heterogeneous complementary field-effect transistors based on silicon and molybdenum disulfide. *Nat. Electron.* **6**, 37–44 (2023).
51. Sachid, A. B. et al. Monolithic 3D CMOS using layered semiconductors. *Adv. Mater.* **28**, 2547–2554 (2016).
52. Tu, Y. & Tersoff, J. Structure and energetics of the Si–SiO<sub>2</sub> interface. *Phys. Rev. Lett.* **84**, 4393–4396 (2000).
53. Peacock, P. W., Xiong, K., Tse, K. & Robertson, J. Bonding and interface states of Si:HfO<sub>2</sub> and Si:ZrO<sub>2</sub> interfaces. *Phys. Rev. B* **73**, 075328 (2006).
54. Kc, S., Longo, R. C., Wallace, R. M. & Cho, K. Computational study of MoS<sub>2</sub>/HfO<sub>2</sub> defective interfaces for nanometer-scale electronics. *ACS Omega* **2**, 2827–2834 (2017).

## Acknowledgements

We thank Y. Kong, Y. Li, J. Qian, L. Zheng and H. Liu for their help with the device fabrication, characterization and useful discussion. We acknowledge Molecular Materials and Nanofabrication Laboratory (MMNL) in the College of Chemistry at Peking University for the use of instruments. This work was supported by the National Key Research and Development Program of China (2022YFA1204900 to H.P.), the National Natural Science Foundation of China (22432001 to H.P., 21920102004 to H.P., 52021006 to H.P., 62122006 to C.Q., 22205011 to

C.T., 92164205 to C.T., 223B2201 to J.T. and 92477201 to L.-M.P.), Beijing National Laboratory for Molecular Sciences (BNLMS-CXTD-202001 to H.P.), the Tencent Foundation (The XPLOER PRIZE to H.P.), High-Talent Grant from Shenzhen Institute of Advanced Technology (SIAT-SE3G0991010, 2023 to F.D.) and start-up grant from Shenzhen Institute of Advanced Technology (F.D.).

## Author contributions

H.P., C.T. and J.T. conceived the project and designed the experiments. J.T., C.T., Xin Gao, M.W. and C.X. performed the synthesis of the 2D GAA heterostructures. J.T., C.T., J.J. and C.Z. were involved in device fabrication and electrical characterization. J.J., C.T., C.Q. and L.-M.P. were involved in short-channel device fabrication. J.T. and Xiaoyin Gao conducted the STEM and EDX characterizations and analysed the results. F.D. and Y.Y. performed the theoretical calculations. H.P. supervised this research. J.T., C.T. and H.P. co-wrote the paper. All authors contributed to discussions.

## Competing interests

The authors declare no competing interests.

## Additional information


**Extended data** is available for this paper at <https://doi.org/10.1038/s41563-025-02117-w>.

**Supplementary information** The online version contains supplementary material available at <https://doi.org/10.1038/s41563-025-02117-w>.

**Correspondence and requests for materials** should be addressed to Congwei Tan, Chenguang Qiu or Hailin Peng.


**Peer review information** *Nature Materials* thanks Gianluca Fiori, Mario Lanza and Dennis Lin for their contribution to the peer review of this work.

**Reprints and permissions information** is available at [www.nature.com/reprints](http://www.nature.com/reprints).



**Extended Data Fig. 1 | Segmental  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructure and corresponding strain mapping.** **a**, Tilted-view SEM image of segmental  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAA heterostructure, in which the  $\text{Bi}_2\text{SeO}_5$  shell was selectively etched

away while remaining the intact  $\text{Bi}_2\text{O}_2\text{Se}$  core. **b**, the cross-section STEM image of the side part of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs. **c**, strain mapping across the x axis ( $\epsilon_{xx}$ ). **d**, strain mapping across the y axis ( $\epsilon_{yy}$ ).




**Extended Data Fig. 2 | Calculation of interface energy of semiconductor-oxide heterostructures. a**, the schematic illustration of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  interface.

**b**, The interface formation energy ( $E_{\text{interface}}$ ) of  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  interface,  $\text{Si}/\text{SiO}_2$


interface<sup>52</sup>,  $\text{Si}/\text{ald-HfO}_2$  interface<sup>53</sup> and  $\text{MoS}_2/\text{ald-HfO}_2$  interface<sup>54</sup> calculated by DFT, indicating the  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAA heterostructure is thermodynamically stable.





**Extended Data Fig. 3 | The electrical properties of a typical 3-layered stacked  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET. **a, b**, Structural schematics (**a**) and optical image (**b**) of as-fabricated 3-layered stacked  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET. **c–e**, output (**c**) and transfer (**d, e**) characteristics of the as-fabricated 3-layered stacked  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET. **f, g**, The repeated measurement of the 3-layered stacked GAAFET**

shown in (**b**) with 50 cycles dual-direction sweep. Inset: the hysteresis detail of the 2D GAAFET for 50 cycles dual-direction sweep. **h**, The absolute values (left axis, top), the relative fluctuation (right axis, top) of the subthreshold swings (SS) and the off-state, on-current in 50 cycles dual-direction sweep. The thermionic limit of SS was included by dashed line.




**Extended Data Fig. 4 | Contact resistance for 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET.**

**a–m**, Output curves for channel lengths ranging from 30 nm to 4900 nm.

**n**, Transfer length model plot of total resistance ( $R_{\text{tot}}$ ) versus channel length ( $L_{\text{ch}}$ )


from 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs. The lines represent linear fit to data and the extraction of contact resistance ( $R_{\text{c}}$ ) was expressed in the following equation:  $R_{\text{tot}} = R_{\text{ch}} + 2R_{\text{c}}$ , where  $R_{\text{ch}}$  is channel resistance,  $R_{\text{tot}}$  is the total resistance.




**Extended Data Fig. 5 | Structural characteristics of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET arrays.** **a, b**, Tilted-view SEM image of  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET arrays, in which the  $\text{Bi}_2\text{SeO}_5$  shell was selectively etched away while remaining the intact  $\text{Bi}_2\text{O}_2\text{Se}$  core. **c**, Cross-sectional STEM image of a typical 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAFET, showing an intact GAA structure with a physical width of about 100 nm.

**d**, The energy dispersive X-ray (EDX) element mapping of the 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET shown in **c**, in which the GAA structure can be well-defined. **e, f**, High-resolution Cross-sectional STEM image of the 2D GAA heterostructure shown in **c**, showing a heterostructure containing 2.4-nm-thick  $\text{Bi}_2\text{O}_2\text{Se}$  channel and 4.0-nm-thick  $\text{Bi}_2\text{SeO}_5$  dielectric per side with atomically flat interface.






**Extended Data Fig. 6 | Typical electrical properties of as-prepared 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET arrays. a, b,** Typical output characteristic curves (a) and transfer curves (b) of  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET arrays. **c, d,** hysteresis (c) and SS (d) analysis of as-prepared  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_3$  GAAFET arrays.




**Extended Data Fig. 7 | Comprehensive comparisons of 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET and single-gate FET.** **a, b**, Schematic illustration (**a**) and SEM image (**b**) of the as-prepared 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET and single-gate FET, in which the channel thickness is about 2.4 nm integrated by the van der Waals dielectric with an EOT of 0.75 nm. **c–e**, The transfer characteristic curves of the GAAFET (red dots) and single-gate FET (black dots), in which the GAAFET showed a higher gate-controllability efficiency with a larger on-off ratio and smaller threshold voltage. The leakage current of both transistors was also pointed.

**f** The subthreshold swings of the as-fabricated 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET (red dots) and single-gate FET (black dots), in which the dash line denotes the thermionic limit of subthreshold swing, and the target value for 2D GAAFETs projected by IRDS was also shown. Both devices show near-thermionic-limit subthreshold swings and meet the target projected by IRDS in 2034. **g**, The on-state current comparison of the as-fabricated 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFET (red column) and single-gate FET (black column).




**Extended Data Fig. 8 | Hysteresis of the 30-nm-gate-length 2D GAAFET. a, b,** The hysteresis of as-prepared short-channel 2D GAAFET. **c,** The detailed hysteresis of (b).





**Extended Data Fig. 9 | Transconductance ( $G_{m,max}$ ) and channel-length ( $L_{ch}$ ) relationship of 2D GAAFETs. a–m,  $G_{m,max}$  of as-prepared GAAFET in different channel length. Note the  $V_{DS}$  was set as 0.5 V. n, The Transconductance ( $G_{m,max}$ ) and channel-length ( $L_{ch}$ ) relationship of 2D GAAFETs.**



**Extended Data Fig. 10 | The variability of short-channel 2D  $\text{Bi}_2\text{O}_2\text{Se}/\text{Bi}_2\text{SeO}_5$  GAAFETs. a**, The transfer characteristic of 6 individual short-channel 2D GAAFETs with gate length of 30 nm. **b–f**, The statistical histogram of  $G_{m,max}$  ( $V_{DD} = 0.5 \text{ V}$ ) (**b**),  $SS$  (**c**), on-state current (**d**),  $V_{th}$  (**e**), and on-off ratio (**f**).