


Pre-Lab Worksheet #5

NAME: Alexander Williams LAB Section: B0__


Pre-Lab 1, part a) Truth table:

C	S	R	Q	Q+
0	0	0	0	0
0	0	0	1	1
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	X
1	1	1	1	X

Pre-Lab 1, part b) Draw or print the circuit constructed using one 7400.



Pre-Lab 2, part a) Draw or print the wiring diagram



Pre-Lab 2, part b) Truth Table:

Preset	Clear	Clk	D	Q	Q+
0	0	0	0	0	X
0	0	0	1	0	X
0	0	1	0	0	X
0	0	1	1	0	X
0	1	0	0	0	1
0	1	0	1	0	1
0	1	1	0	0	1
0	1	1	1	0	1
1	0	0	0	0	0
1	0	0	1	0	0
1	0	1	0	0	0
1	0	1	1	0	0
1	1	0	0	0	0
1	1	0	1	0	1
1	1	1	0	0	0
1	1	1	1	0	1

Pre-Lab2, part c) Are the preset and clear inputs active **high** or active **low**? Explain your answer

both are active low, they only preset/clear when low

Pre-lab 3, part a) Answers can be obtained from the data sheet for the 74192

- What values should be applied to the inputs of the counter to obtain the **CLEAR** function?

MR What is the output that is expected from the counter when it is cleared? 0

- What values should be applied to the inputs of the counter to obtain the **LOAD** function?

MR, PL both low What is the output that is expected from the counter when it is loaded?

value in Pn inputs

- What values should be applied to the inputs of the counter to cause it to count down?

TC 1 down What is the output that is expected from the counter when it is counting down?

one less than what it was

- Is this circuit a leading edge or trailing edge triggered counter? leading edge