

University POLITEHNICA of Bucharest

Faculty of Electronics, Telecommunications and Information Technology

Project 1

Negative Voltage Regulator

Student: Angheluță Andrei-Alexandru
Group: 431G

Coordinator: Dr.Ing.Teodorescu Laurențiu
Dr. Ing. Cristina Marghescu

Year: 2024

1. Project Requirements

It is required to design a positive linear voltage regulator with discrete components, with the following specifications:

N=2

- ❖ Supply voltage between (-13)÷(-10) [V];
- ❖ Programmable output voltage (-6)÷(-5) [V];
- ❖ The output current through the load between 0÷68 [mA];
- ❖ Short circuit protection of the output terminals with foldback current limiting circuit.
- ❖ Overvoltage protection of the output terminals.
- ❖ $S = \left. \frac{\Delta V_i}{\Delta V_o} \right|_{RL} \geq 79$
- ❖ The output impedance of the regulator $R_o \leq 2\Omega$.

2. The block diagram of the circuit




Fig 2.1. Block diagram of the electronic circuit

Voltage stabilizers, also known as voltage regulators, are devices designed to maintain a constant voltage level to electrical equipment, protecting them from voltage fluctuations that could cause damage or reduce performance. They are essential in ensuring the reliability and longevity of electronic devices and are widely used in power systems to provide stable voltage outputs despite variations in input voltage or load conditions. [22]

A reaction stabilizer scheme was used. The voltage reference for it is practically a parametric stabilizer. But it now works on a large load resistance that does not vary. The order is therefore made in tension on a constant load.

During normal operation the differential voltage at the input of the error amplifier is practically zero. Thus the amplifier must transform the voltage command into a current command (transimpedance amplifier). The voltage command is given by the feedback network (a voltage divider).[23]

The result of comparing the voltage reference with what is sampled from the output voltage is a current that is applied to the series regulator element. This will be an ideal transistor for which the collector current is proportional to the base current.

If the output voltage decreases compared to the equilibrium value, the voltage sampled by the feedback network will be lower than the reference voltage, so a positive differential voltage appears at the input of the error amplifier. The output current will be higher than normal and will command a higher current through the series regulator element. Thus the output voltage starts to increase.

If the output voltage tends to increase compared to the equilibrium value, a negative differential voltage will appear which will lead to a decrease in the current from the output of the error amplifier, thus to a decrease in the current through the series regulator element. Thus the output voltage will start to decrease.

If the temperature of the series regulator element increases too much or the current through it exceeds the limit value, the protection circuit takes the current charged by the error amplifier and the series regulator element closes and does not allow current to pass. [24], [25]

3. The detailed schematic diagram

Implementing multiple amplification stages in series enhances overall performance by increasing voltage gain and improving input and output impedance matching. In such multistage amplifier configurations, the initial differential stage typically exhibits a higher output impedance, which contributes to increased voltage gain. Differential stages serve the dual purpose of providing both voltage and current amplification; therefore, specific stages are designed to optimize each function. [26]

3.1. Voltage Reference

The voltage reference consists of a Zener diode fed from a constant current source, so the voltage on the diode will have a very small drift. I chose a BZX84-C2V7 type diode, as it has a constant breakdown voltage of approximately 2.7V when it is fed with a current of 4mA. The result is a power dissipated by the diode of about 12mW, power much lower than the maximum power of 300mW specified by the manufacturer in the data sheet.

A BC546 type NPN transistor, other passive components and an additional Zener diode are used as a constant current source.




Fig 3.1.

The current source made with Q11 and R6 has the role of providing a current of a fixed value through the Zener diode D1 regardless of the value of the load or the supply voltage, thus the input stage is immune to variations in the supply voltage.

For this current source, a BC546 type NPN transistor is used. Diode D2 forms a voltage reference so as to provide $V_z=2.7V$ for transistor Q6. The diode is kept in conduction at a current of about 1mA with the help of R10.

3.2. The Error Amplifier

In order to achieve the highest possible voltage amplification values, a scheme with a differential amplification stage and a voltage-current conversion stage (Q5) was chosen. Transistor Q5 works as an emitter degeneration, which involves adding a resistor to the emitter terminal of a bipolar junction transistor (BJT) in a common-emitter amplifier configuration. This technique introduces negative feedback, enhancing the amplifier's performance by improving stability, linearity, and input impedance, while reducing gain sensitivity to transistor parameter variations. [28]

The differential stage (Q1 and Q2) is made with bipolar transistors, in NPN configuration, type BC546. Such transistors were chosen to have a minimum current loading of the voltage reference and the feedback network. Also, this type of floor offers a high input impedance.

The differential stage is supplied with current through a current source made with a resistor R5. In order to obtain a good symmetry of the currents through the differential stage, I used a current mirror (Q3, Q4) made with BC556 type bipolar transistors.




Fig. 3.2.

The currents through the differential floor follow the following relationship:

$$I_{C1} + I_{C2} = I_{R5}$$

Resistor R5 limits the current through the differential stage to a fixed value, which will depend on Vin, Vref and the value of R5 as follows:

$$I_{R5} = (V_{in} - V_{Z-Vbe})/R_5 = 0.7mA$$

This current is divided equally by Q1 and Q2 so it results:

$$Ic1=Ic2=0.35mA$$

These current values fall within the specifications of the transistors and will result in a power dissipated of very low values.

The voltage-current converter is a bipolar transistor that will work in common emitter connection Q5. It has as its load a resistor R3, which realizes the limitation of the current to a value desired by us in the design.

Resistor R3 limits the current through the common emitter stage to a fixed value, which will depend on Vin, Vref and the value of R3 as follows:

$$I_{R5} = (V_{in} - V_{out} - V_{be})/R_3 = 2.5mA \text{ but depends on } V_{out}$$

For the calculation I chose the worst case scenario, where Vin=13V, Vout=5V.

3.3. The Series Regulator Element

The series regulator element is made with a Q10 bipolar transistor, it is connected in common collector connection (repeater on the emitter). Considering the factor $\beta \approx 100$ and a maximum current of 68mA, a command current of only 0.68mA will be required, which is accomplished with the help of the Q10 transistor.




Fig. 3.3.

From the catalog sheet of the BD241 transistor, it supports a maximum collector current of 3A, has a current amplification of at least 100, voltage $V_{cemax} = 100V$, and the maximum power dissipated at $25^\circ C$ is 40W.

For the worst case where the output voltage takes the value of 5V and the input takes the value of 13V and the output current is 68mA, the following power will be dissipated on the series element :

$$P_d = (U_{in} - U_{out}) * I_{out}$$

This results in $P_d = (13V - 5V) * 0.068A = 544mW$.

3.4. The Feedback Network

The network is made by means of a resistive voltage divider that returns to the inverting amplification of the error amplifier a part of the output voltage.




Fig. 3.4.

This fraction of the output voltage is compared with the reference voltage given by the Zener diode and the error voltage is generated.

$$V_{in} = \frac{R9 + P1}{P1 + R9 + R11} V_{out} = V_{ref}$$

$$V_{ref} = 2.7V$$

To obtain a minimum output voltage of $V_{min} = 5V$:

$$\frac{R9 + P1}{P1 + R9 + R11} = V_{ref}/V_{min}$$

To obtain a maximum output voltage of $V_{max} = 6V$:

$$\frac{R9 + P1}{P1 + R9 + R11} = V_{ref}/V_{max} \text{ but } P1=0 \text{ in this case}$$

This results in the values of the resistors in the reaction network:

$$R_{11}=2.5k \text{ and } R_9=2.4k$$

And the resistor R_{11} will be made by connecting two resistors of different values, so that the calculated value can be precisely obtained.

$$R_{11}=2.2k+330 \text{ and } R_9 = 2.2k + 220$$

3.5. Protection Circuits

3.5.1. Overcurrent Protection [27]

The resistance $R_1 + R_{13}$ works as a current-voltage converter, so that at a current of 82mA at the output it must give a voltage drop that will open the transistor Q_6 .

In order for the protection to also take into account the voltage level at the output, a voltage divider was made with R_2/R_4 as follows

$$V_{be'} = V_{out} * R_2 / (R_2 + R_4) \text{ and a value of approximately } 300\text{mV} \text{ will result.}$$




Fig. 3.5.1.

3.5.2. Overvoltage Protection

Overvoltage protection is provided by Q_{12} , it will enter conduction through the base current provided by diodes D2 and D4 when the voltage V_z is exceeded.

$$V_{max} = V_{be} + V_{d3} = 0.6V + 6.8V = 7.4V$$

Resistor R_{14} cancels the residual current of diode D3, so that the protection comes into operation when the diode reach the Zener region, otherwise a premature activation of the protection would occur.




Fig. 3.5.2.

3.6. Final scheme of the voltage regulator

The voltage regulator has the following final scheme after all necessary parts and circuit subblocks have been set up:




Fig. 3.6.1.

$V_{in \ min} = 10V$, $V_{out \ min} = 5V$, $SET = 1$




Fig. 3.6.2.

Vin max=13V, Vout min=5V, SET=1




Fig. 3.6.3.

Vin min=10V, Vout max=6V, SET=0




Fig. 3.6.4.

Vin max=13V, Vout max=6V, SET=0




Fig. 3.6.5.

Power dissipation on each component





Fig. 3.6.6.

3.7. Calculus

DC Bias

DC Scheme:



$$K_{I/I} : V_{BE} - J_{C1} R_G - V_{Z2} = 0$$

$$V_{BE} - V_{Z2} = - J_{C1} R_G$$

$$J_{C1} = \frac{V_Z - V_{BE}}{R_G} = \frac{2,7 - 0}{470} = 4,46 \text{ mA}$$

$$K_{II/II} : V_1 = - V_{Z2} - J_{B2} \cdot R_{10}$$

$$J_{B2} = \frac{-V_Z + V_1}{R_{10}} \Rightarrow \begin{cases} J_{B2} = \frac{-2,7 + 1,3}{10} = 1,03 \text{ mA (Vmin)} \\ J_{B2} = \frac{-2,7 + 1,0}{10 + 10} = 0,473 \text{ mA (Vmax)} \end{cases}$$

$$J_{Z1} - J_{C1} = 4,46 \text{ mA}$$

$$V_{T1} = 2,7 \text{ V} \Rightarrow \begin{cases} V_{Z1min} = 2,5 \text{ V} \\ V_{Z1max} = 3,9 \text{ V} \end{cases}$$

$$K_{II/III} : V_1 = - J_{B5} R_5 - V_{Z1} - V_{BE}$$

$$- J_{R5} = \frac{V_1 + V_{T1} + V_{BE}}{R_5} \Rightarrow \begin{cases} J_{R5} = 0,97 \text{ mA (Vmin)} \\ J_{R5} = 0,7 \text{ mA (Vmax)} \end{cases}$$

$$K_I : J_{C1} + J_{C2} = J_{R5}$$

$$J_{C1} = J_{C2} \Rightarrow J_{C1} = J_{C2} = \frac{J_{R5}}{2}$$

$$\begin{cases} V_{min} \Rightarrow J_{C1} - J_{C2} = 0,485 \text{ mA} \\ V_{max} \Rightarrow J_{C1} = J_{C2} = 0,385 \text{ mA} \end{cases}$$

$$\left. \begin{array}{l} V_{EB3} = V_{EB4} \\ Q_1; Q_2 - NPN \\ Q_3; Q_4 - PNP \end{array} \right\} \Rightarrow J_{C3} = J_{C4} = (-J_{C1,2})$$

$$V_{EC3} = V_{EC4} - V_{EB} + J_{C3} R_E = \begin{cases} -0,76 \text{ V } (V_{1,\min}) \\ -0,41 \text{ V } (V_{1,\max}) \end{cases}$$

$Q_3 \& Q_4 \rightarrow$ normal active regime

$Q_6 \& Q_{1,2} \rightarrow$ blocking state

OCP mark width: $R_1, R_{13}, R_2, R_4, Q_6$

OP mark width: D_5, D_5, R_{14}, Q_{12}

$$\left. \begin{array}{l} SET = 0 \Rightarrow V_{out \ max} \\ SET = 1 \Rightarrow V_{out \ min} \end{array} \right|$$

$$\Rightarrow J_{Cn} \approx J_{C6} \approx 0$$

K_I (loop $V_{EC5} \rightarrow V_{EB5} \rightarrow V_{out}$):

$$V_{EC5} - V_{EB5} = V_{out}$$

$$V_{EC5} = V_{out} + V_{EB5}$$

$$V_{EC5} = \begin{cases} -6 - 0,6 = -6,6 \text{ V } (V_{out \ min}) \Rightarrow SET = 1 \\ -5 - 0,6 = -5,6 \text{ V } (V_{out \ max}) \Rightarrow SET = 0 \end{cases}$$

$\Rightarrow Q_5 \rightarrow$ normal active regime

$$K_{II/IV}: V_i = J_{C5} (R_3 + R_{17}) + V_{EC5} \Rightarrow J_{C5} = \frac{V_i - V_{EC5}}{R_3 + R_{17}}$$

$$\left. \begin{array}{l} J_{C5} = -1,9 \text{ mA } (SET = 1) \\ J_{C5} = -2,2 \text{ mA } (SET = 0) \\ J_{C5} = -1,01 \text{ mA } (SET > 1) \\ J_{C5} = -1,31 \text{ mA } (SET = 0) \end{array} \right| \begin{array}{l} V_{1,\min} \\ V_{1,\max} \\ V_{1,\max} \\ V_{1,\min} \end{array}$$

$$V_1 = -J_{R5} R_5 - V_{CE2} - V_{EC4} - J_{C4} R_{15}$$

$$V_{CE2} = -V_1 - J_{R5} R_5 - V_{EC4} - J_{C4} R_{15}$$

$$V_{CE1} = V_{CE2} = \begin{cases} 3,89V & (SET=1) \\ 0,89V & (SET=0) \end{cases}$$

$$V_{EC12} = -V_{out} \Rightarrow \begin{cases} V_{EC12} = 6V & (SET=1) \\ V_{EC12} = 5V & (SET=0) \end{cases} \Rightarrow \begin{array}{l} Q_1 \rightarrow \text{normal} \\ \text{active} \\ \text{regime} \end{array}$$

$$V_{CE6} \Rightarrow 2V_{BE} - 1,2V \Rightarrow Q_6 \rightarrow \text{active regime}$$

$$\begin{aligned} V_{out} - V_{CE10} + V_{IN} &\Rightarrow \begin{cases} V_{CE10} = 7V & (SET=1) \\ V_{CE10} = 8V & (SET=0) \end{cases} \quad | \quad V_{1, \min} \\ V_{CE10} = V_{out} - V_{IN} &\Rightarrow \begin{cases} V_{CE10} = 4V & (SET=1) \\ V_{CE10} = 5V & (SET=0) \end{cases} \quad | \quad V_{1, \max} \end{aligned}$$

$$V_{out} - V_{IN} - V_{CE10} - V_{EC9} \Rightarrow V_{EC9} = \begin{cases} 6,4V & | \quad V_{1, \min} \\ 7,4V & | \quad V_{1, \max} \\ 3,4V & | \quad V_{1, \max} \\ 4,4V & | \quad V_{1, \max} \end{cases}$$

$$V_1 = -V_{CE11} - J_{C11} R_6 - V_{Z1}$$

$$V_{CE11} = -V_1 - J_{C11} R_6 - V_{Z1} = \begin{cases} 10,29V & (V_{1, \min}) \\ 7,28V & (V_{1, \max}) \end{cases}$$

$\rightarrow Q_{11}$ - normal active regime

Dissipated Power on each component (Worst case scenario)

$$P_{Q11} = V_{CE11} \cdot J_{C11} = 45,89mW$$

$$P_{Q1} = V_{CE1} \cdot J_{C1} = 1,88mW$$

$$P_{Q2} = P_{Q1} = 1,88mW$$

$$P_{Q3} = V_{CE3} \cdot J_{C3} = 0,23mW$$

$$P_{Q5} = P_{Q4} = 0,23mW$$

$$P_{Q5} = V_{EC5} \cdot I_{C5} = \begin{cases} 7,33 \text{ mW} & (\text{SET}=0) \\ 6,66 \text{ mW} & (\text{SET}=1) \end{cases}$$

$$P_{Q6} = V_{CEG} \cdot I_{outmax} = 81,6 \text{ mW}$$

$$P_{Q7} = V_{ECg} \cdot I_{Cg} = \begin{cases} 94,24 \text{ mW} & (\text{SET}=1) \\ 50,56 \text{ mW} & (\text{SET}=0) \end{cases}$$

$$P_{Q12} = V_{ECn} \cdot I_{outmax} = \begin{cases} 0,402 \text{ mW} & (\text{SET}=1) \\ 0,34 \text{ mW} & (\text{SET}=0) \end{cases}$$

$$P_{R1} = R_1 \cdot I_{R1}^2 = 352,83 \mu\text{W} \quad P_{Rg} = R_g \cdot I_{Rg}^2 = 1,898 \text{ mW}$$

$$P_{R2} = R_2 \cdot I_{R2}^2 = 155,36 \mu\text{W} \quad P_{R10} = R_{10} \cdot I_{R10}^2 = 10,60 \text{ mW}$$

$$P_{R3} = R_3 \cdot I_{R3}^2 = 16,11 \text{ mW} \quad P_{R11} = R_{11} \cdot I_{R11}^2 = 1,88 \text{ mW}$$

$$P_{R4} = R_4 \cdot I_{R4}^2 = 2,347 \text{ mW} \quad P_{R12} = R_{12} \cdot I_{R12}^2 = 189,8 \mu\text{W}$$

$$P_{R5} = R_5 \cdot I_{R5}^2 = 9,44 \text{ mW} \quad P_{R13} = R_{13} \cdot I_{R13}^2 = 165,8 \mu\text{W}$$

$$P_{R6} = R_6 \cdot I_{R6}^2 = 9,34 \text{ mW} \quad P_{R14} = R_{14} \cdot I_{R14}^2 = 635 \cdot 10^{-9} \text{ W}$$

$$P_{R7} = R_7 \cdot I_{R7}^2 = 55,9 \mu\text{W} \quad P_{R15} = R_{15} \cdot I_{R15}^2 = 77,62 \mu\text{W}$$

$$P_{R8} = R_g \cdot I_{Rg}^2 = 283,6 \mu\text{W} \quad P_{R16} = R_{16} \cdot I_{R16}^2 = 77,62 \mu\text{W}$$

$$P_{D1} = V_{D1} \cdot I_{D1} = 12,93 \text{ mW} \quad P_{R17} = R_{17} \cdot I_{R17}^2 = 349,2 \mu\text{W}$$


$$P_{D2} = V_{D2} \cdot I_{D2} = 2,781 \text{ mW}$$

$$P_{D3} = V_{D3} \cdot I_{D3} = 5,43 \text{ mW}$$

Calculation of Load Resistance

$$R_L = \frac{|V_{outmax}|}{I_{outmax}} = \frac{6}{68 \cdot 10^{-3}} \approx 88,5 \Omega$$

FEEDBACK NETWORK



$$K_{II}: V_{out} = \frac{R_{S1} + P_1}{R_{S1} + P_1 + R_{S2}} V_{out}$$

\rightarrow choose $P = 500\Omega$

$$V_{out} \in [-6,1; -4,9] V$$

2 Cases:

$$\begin{cases} V_{out} = \frac{R_{S1}}{R_{S1} + P_1 + R_{S2}} V_{out \max} \\ V_{out} = \frac{R_{S1} + P_1}{R_{S1} + P_1 + R_{S2}} V_{out \min} \end{cases}$$

$$\Rightarrow \begin{cases} 2,7 = \frac{R_{S1}}{R_{S1} + P_1 + R_{S2}} \cdot 6 \\ 2,7 = \frac{R_{S1} + P_1}{R_{S1} + P_1 + R_{S2}} \cdot 8 \end{cases} \Rightarrow \frac{R_{S1}}{R_{S1} + P_1 + R_{S2}} \cdot 6 = \frac{R_{S1} + P_1}{R_{S1} + P_1 + R_{S2}} \cdot 5$$

$$\Rightarrow 6R_{S2} - 5R_{S1} - 5P_1 \Rightarrow R_{S2} = 5 \cdot 0,5 \cdot 10^3 = 2,5 k\Omega$$

$$2,7 = \frac{R_{S1}}{R_{S1} + P_1 + R_{S2}} \cdot 6 \Rightarrow 2,7 = \frac{2,5 k}{2,5 k + 0,5 k + 500} \cdot 6$$


$$\Rightarrow 2,7 = \frac{15 k}{3 k + R_{S2}} \Rightarrow 2,7 R_{S2} = 6,9 k \\ R_{S2} = 2,55 k\Omega$$

I adjusted the values, so the circuit works properly:

$$R_{S1} = \begin{cases} R_{11} = 220\Omega \rightarrow CF_1 / 4W - 220\Omega \\ R_g = 2,2 k\Omega \rightarrow CF_1 / 4W - 2 k\Omega \end{cases}$$

$$R_{S2} = \begin{cases} R_{11} = 2,2 k\Omega \rightarrow CF_1 / 4W - 2 k\Omega \\ R_g = 330\Omega \rightarrow CF_1 / 4W - 330\Omega \end{cases}$$

Overshoot Protection



$$V_{R1\text{Oscp}} - V_{R1} - V_{EB} = 0$$

$$\text{Assume } V_{R1\text{Oscp}} = 1 \text{ V}$$

$$I_{L\text{max}} = -(20\% + 1) I_{\text{out}}$$

$$I_{\text{out}} = G P_{\text{out}}$$

$$I_{L\text{max}} = \left(\frac{120}{100} \cdot 6 \text{ mA} \right) \approx 82 \text{ mA}$$

↳ current from which the feedback will start

Fold Back → If the protection detect a very high current, it sends it back at a value much lower than $I_{\text{out max}}$

$$V_{R1\text{Oscp}} = R_{\text{Oscp}} \cdot I_{\text{Lmax}} \Rightarrow R_{\text{Oscp}} = \frac{V_{R1\text{Oscp}}}{I_{\text{Lmax}}} = \frac{1}{82 \text{ mA}} = 12,19 \Omega$$

For the circuit to work properly, I_{chord} :

$$\left\{ \begin{array}{l} R_1 = 10 \Omega \rightarrow \text{CF } 10 \text{ W } 470100150 \\ R_{13} = 4,7 \Omega \rightarrow \text{CF } 1 / 4 \text{ W } - 4 \Omega \end{array} \right.$$

$$\left\{ \begin{array}{l} R_2 = 680 \Omega \rightarrow \text{CF } 1 / 4 \text{ W } - 680 \Omega \end{array} \right.$$

$$V_{R2} = V_{R1\text{Oscp}} - V_{EB}$$

$$\frac{R_1}{R_2 + R_4} \cdot 6 = 1 - 0,6 \Rightarrow \frac{R_1 + R_4}{R_2} = 15,16$$


$$\Rightarrow 1 + \frac{R_4}{R_1} = 15,16 \Rightarrow R_4 = 14,15 R_1$$

For the circuit to work properly, I_{chord} :

$$\left\{ \begin{array}{l} R_2 = 680 \Omega \rightarrow \text{CF } 1 / 4 \text{ W } - 680 \Omega \end{array} \right.$$

$$\left\{ \begin{array}{l} R_4 = 10 \text{ k}\Omega \rightarrow \text{CF } 1 / 4 \text{ W } - 10 \text{ k}\Omega \end{array} \right.$$

Overvoltage protection



$$V_{out\ max} = 6V$$

We will consider the Diodes working at its min $V_{o\ breakdown}$, $V_{EB3} = 0.5V$

$$V_{break} > V_{out\ max}$$

$$V_{break} = V_Z + V_{EB3}$$

$$\text{For WCS: } V_{break} = V_{Z\ min} + V_{EB\ min}$$

$$V_{break} = 6.8V$$

$$\Rightarrow 6.8 = V_{Z\ min} + 0.5 \Rightarrow V_{Z\ min} = 6.3V$$

From annex choose D3 \rightarrow PD 6.8 ($V_{Z3} = 6.8V$)

$$V_{break\ min} = 6.4V$$

$$V_{break} = 6.4 + 0.5 = 6.8V$$

$$K_II: V_{EB12} = V_{R14} \rightarrow R_{14} = \frac{V_{EB12}}{I_{R14}}$$

WCS $\Rightarrow I_{R14} \approx 5mA \rightarrow$ min working current

$$\Rightarrow R_{14} = \frac{0.5}{5mA} = 0.1k\Omega$$

$$R_{14} = 100\Omega \rightarrow CF1 / 5W - 100K$$

$V_{break} \rightarrow$ chosen acc. to the annex, since D3 is the closest as last greater than $V_{out\ max} = 6V$

WCS for Diodes and influence of resistors' tolerance calculate

SET=0; $\epsilon = +5\%$ \rightarrow resistors; $t = +20\%$ \rightarrow potentiometer

$$V_{Z1\ min} = 2.5 = \frac{R_2 + R_3}{R_2 + R_3 + R_4 + R_{14} + R_g} V_{out\ max}$$

$$V_{out\ max} = \frac{2.5(220 \cdot 1.05 + 2.2 \cdot 10^3 \cdot 1.05 + 300 \cdot 1.1 + 2.2 \cdot 10^3 \cdot 1.05 + 330 \cdot 1.05)}{220 \cdot 1.05 + 2.2 \cdot 10^3 \cdot 1.05}$$

$$V_{out\ max} \approx 5.70V$$

$$V_{Z_{1,\max}} = 2,9 \text{ V} = \frac{R_{12} + R_9}{R_{12} + R_g + P + R_{11} + R_8} \cdot V_{\text{out max}} \Rightarrow V_{\text{out max}} = 6,6 \text{ V}$$

SET = 0; $\epsilon = +5\% \rightarrow \text{resistors}$; $\epsilon = -20\% \rightarrow \text{potentiometer}$

$$V_{Z_{1,\min}} = 2,5 \text{ V} \Rightarrow V_{\text{out min}} = 5,50 \text{ V}$$

$$V_{T_1,\max} = 2,9 \text{ V} \Rightarrow V_{\text{out max}} = 6,38 \text{ V}$$

SET = 0; $\epsilon = -5\% \rightarrow \text{resistors}$; $\epsilon = -20\% \rightarrow \text{potentiometer}$

$$V_{Z_{1,\min}} = 2,5 \text{ V} \Rightarrow V_{\text{out min}} = 5,54 \text{ V}$$

$$V_{T_1,\max} = 2,9 \text{ V} \Rightarrow V_{\text{out max}} = 6,43 \text{ V}$$

SET = 0; $\epsilon = -5\% \rightarrow \text{resistors}$; $\epsilon = +20\% \rightarrow \text{potentiometer}$

$$V_{Z_{1,\min}} = 2,5 \text{ V} \Rightarrow V_{\text{out min}} = 5,76 \text{ V}$$

$$V_{T_1,\max} = 2,9 \text{ V} \Rightarrow V_{\text{out max}} = 6,68 \text{ V}$$

SET = 1; $\epsilon = +5\% \rightarrow \text{resistors}$; $\epsilon = +20\% \rightarrow \text{potentiometer}$

$$V_{Z_{1,\min}} = \frac{R_{12} + R_g + P}{R_{12} + R_g + P + R_{11} + R_8} V_{\text{out min}} \Rightarrow V_{\text{out min}} = 4,64 \text{ V}$$

$$V_{Z_{1,\max}} = \frac{R_{12} + R_g + P}{R_{12} + R_g + P + R_{11} + R_8} V_{\text{out max}} \Rightarrow V_{\text{out max}} = 5,32 \text{ V}$$

SET = 1; $\epsilon = +5\% \rightarrow \text{resistors}$; $\epsilon = -20\% \rightarrow \text{potentiometer}$

$$V_{T_{1,\min}} \Rightarrow V_{\text{out min}} = 4,78 \text{ V}$$

$$V_{Z_{1,\max}} \Rightarrow V_{\text{out max}} = 5,55 \text{ V}$$

SET = 1; $\epsilon = -5\% \rightarrow \text{resistors}$; $\epsilon = -20\% \rightarrow \text{potentiometer}$

$$V_{T_{1,\min}} \Rightarrow V_{\text{out min}} = 4,72 \text{ V}$$


$$V_{Z_{1,\max}} \Rightarrow V_{\text{out max}} = 5,48 \text{ V}$$

SET = 1; $\epsilon = -5\% \rightarrow \text{resistors}$; $\epsilon = +20\% \rightarrow \text{potentiometer}$

$$V_{T_{1,\min}} \Rightarrow V_{\text{out min}} = 4,57 \text{ V}$$

$$V_{Z_{1,\max}} \Rightarrow V_{\text{out max}} = 5,30 \text{ V}$$

Small signal analysis AC computations



$$r_{d1} = \frac{m \cdot V_T}{3}$$

$$r_{oT_{r2}} = r_o = \frac{V_A}{\beta C_{11}} \quad \text{Early Voltage}$$


$$r_{z_1} = 75 - 2$$

$$r_{ce_1} = \frac{V_A}{\beta C_1}; \quad r_{ce_2} = \frac{V_A}{\beta C_2}; \quad r_{ce_5} = \frac{V_A}{\beta C_5}; \quad r_{ceg} = \frac{V_A}{\beta C_g}; \quad r_{ce_{10}} = \frac{V_A}{\beta C_{10}}$$

$$\left\{ \begin{array}{l} g_{m1} = 40 \beta C_1 \\ r_{B_{C1}} = \frac{\beta F_1}{g_{m1}} \end{array} \right\} \left\{ \begin{array}{l} g_{m2} = 40 \beta C_2 \\ r_{B_{C2}} = \frac{\beta F_2}{g_{m2}} \end{array} \right\} \left\{ \begin{array}{l} g_{m5} = 40 \beta C_5 \\ r_{B_{C5}} = \frac{\beta F_5}{g_{m5}} \end{array} \right\} \left\{ \begin{array}{l} g_{mg} = 40 \beta C_g \\ r_{B_{Cg}} = \frac{\beta F_g}{g_{mg}} \end{array} \right\} \left\{ \begin{array}{l} g_{m10} = 40 \beta C_{10} \\ r_{B_{C10}} = \frac{\beta F_{10}}{g_{m10}} \end{array} \right\}$$

$$\beta_{F1} = \beta_{F2} = \beta_{F5} = \beta_{Fg} = \beta_{F10} = 200$$

$$\boxed{SET = 0} \Rightarrow \left\{ \begin{array}{l} V_{out \text{ max}} \\ V_{out \text{ min}} \end{array} \right.$$



$$r_{ce_1} = r_{ce_2} = \frac{100}{1,6} = 62,5 \text{ k}\Omega$$

$$r_{ce_5} = 41,45 \text{ k}\Omega$$

$$r_{ce_{10}} = 39,73 \text{ k}\Omega$$


$$\left. \begin{array}{l} g_{m_{10}} = 921,4 \text{ mA/V} \\ r_{ce_{10}} = 1,63 \text{ k}\Omega \end{array} \right.$$

$$\left. \begin{array}{l} g_{m_1} = 64 \text{ mA/V} \\ r_{ce_1} = 3125 \text{ k}\Omega \end{array} \right.$$

$$\left. \begin{array}{l} g_{m_2} = 64 \text{ mA/V} \\ r_{ce_2} = 3125 \text{ k}\Omega \end{array} \right. \quad \left. \begin{array}{l} g_{m_5} = 36 \text{ mA/V} \\ r_{ce_5} = 2,08 \text{ k}\Omega \end{array} \right.$$

$$R_{OT_3} = \frac{V_A}{g_{m_3}} = \frac{65}{1,6} = 40,62 \text{ k}\Omega$$



Series - shunt




$$f_U = \frac{R_2 + R_3}{R_{\text{ref}} + R_{\text{load}} + R_1 + R_2} = \frac{2420}{5450} = 0.44403$$

$$\gamma_{i,f} = \left| \frac{V_{i,f}}{I_{i,f}} \right|_{V_{i,f}=0} = (R_2 + R_3) \parallel (R_{\text{ref}} + R_1 + R_2) = 1,67 \text{ k}\Omega$$

$$\gamma_{o,f} \left| \frac{V_{o,f}}{I_{o,f}} \right|_{I_{o,f}=0} = R_2 + R_3 + R_{\text{load}} + R_{\text{out}} + \gamma_{i,f} = 5,45 \text{ k}\Omega$$



Common collector $\Rightarrow R_{OT2} = \frac{r_{o2} + r_{i2}}{1 + \beta_f} \parallel r_{o1}$



$$\Delta v_{z_1}' = v_{z_2} \cdot \frac{R_{OT11}}{R_{OT11} + R_{z_1}} ; \quad r_{z_1}' = R_{z_1} \parallel R_{OT11}$$

$$a_{v2} = \frac{\Delta v_0'}{\Delta v_{z_1}'} - a_{v01} \cdot a_{v05} \cdot a_{v010}$$

$$a_{v01} = \frac{-\beta_F (R_{iT5} \parallel R_{OT3})}{r_{be1} + (1 + \beta_F)(R_L \parallel R_{OT2})} \Rightarrow R_{iT5} = r_{ce5} \quad (\text{common emitter stage})$$

$$a_{v05} = -g_{m_{ce5}} (R_3 \parallel (R_7 + R_{iT10}) \parallel r_{ce5})$$

$$R_{iT10} = r_{ce10} + (1 + \beta_F) (r_{ef} \parallel (R_2 \parallel r_{ce10}))$$

$$a_{v010} = \frac{(1 + \beta_F) (r_{ef} / R_L \parallel r_{ce10})}{r_{ce10} + (1 + \beta_F) (r_{ef} \parallel R_L \parallel r_{ce10})} \Rightarrow a_{v0} = 20,03$$


$$R_o^{\infty} = r_{ef} \parallel R_{OT10} \parallel R_L = 2 \Omega$$

$$R_{OT10} = \frac{r_{ce10} + R_{OT5}}{1 + \beta_F} \parallel r_{ce10} \Rightarrow R_{OT5} = R_7 \parallel R_3$$

$$T = f_0 \cdot a_{v0} = 8,90$$


$$\frac{1}{R_o} = \frac{1 + T}{R_o^{\infty}} - \frac{1}{R_L} = 1,6 \Omega < 2 \Omega$$

SET-1



$$\begin{aligned}
 r_{ce1} &= r_{ce2} = \frac{100}{2,14} = 41,6 \text{ k}\Omega & g_{m1} &= 96 \text{ mA/V} \\
 r_{ce5} &= 14,95 \text{ k}\Omega & r_{ce1} &= 2,08 \text{ k}\Omega \\
 r_{ce10} &= 48,87 \text{ k}\Omega & g_{m2} &= 96 \text{ mA/V} & g_{m5} &= 2,96 \text{ mA/V} \\
 g_{m10} &= 86 \text{ mA/V} & r_{ce2} &= 2,08 \text{ k}\Omega & r_{ce5} &= 0,675 \text{ k}\Omega \\
 r_{ce10} &= 2,32 \text{ k}\Omega & g_{m5} &= 2,96 \text{ mA/V}
 \end{aligned}$$


Series - Shunt




$$f_v = \frac{R_m + R_g}{R_m + R_g + R_{11} + R_8} = \frac{2420}{4950} = 0,48$$

$$r_{op} = \left| \frac{V_{op}}{I_{op}} \right|_{V_{op}=0} = (R_m + R_g) \parallel (R_{11} + R_8) = 1,23 \text{ k}\Omega$$

$$r_{op} \left| \frac{V_{op}}{I_{op}} \right|_{I_{op}=0} = R_{12} + R_g + R_{rest} + R_{11} + R_8 = 4,95 \text{ k}\Omega$$



$$R_{OT_2} = \frac{r_{oq} + r_{\text{f}}}{1 + \beta_F} \parallel r_{ce2}$$



$$\Delta U_{Z1}' = r_{ce1} \cdot \frac{R_{OT_K}}{R_{OT_K} + r_{ce1}} ; \quad r_{ce1}' = r_{ce1} \parallel R_{OT_K}$$

$$a_{v1} = \frac{\Delta U_{Z1}'}{\Delta U_{Z1}} = a_{v11} \cdot a_{v5} \cdot a_{v10}$$

$$a_{v11} = \frac{-\beta_F \cdot R_{iT5}}{r_{ce1} + (1 + \beta_F)(R_g \parallel R_{OT_2})} \Rightarrow R_{iT5} = r_{ce5} \quad (\text{common emitter stage})$$

$$a_{v5} = -g_m r_s \left(R_3 \parallel (R_7 + R_{iT10}) \parallel r_{ce5} \right)$$

$$R_{iT10} = r_{ce10} + (1 + \beta_F) \left(r_{\text{f}} \parallel (R_2 \parallel r_{ce10}) \right)$$

$$a_{v10} = \frac{(1 + \beta_F)(r_{\text{f}} \parallel R_2 \parallel r_{ce10})}{r_{ce10} + (1 + \beta_F)(r_{\text{f}} \parallel R_2 \parallel r_{ce10})} \Rightarrow a_{v10} = 14,12$$


$$R_o^{\text{out}} = r_{\text{f}} \parallel R_{OT10} \parallel R_L = 2,2 \Omega$$

$$R_{OT10} = \frac{r_{ce10} + R_{iT5}}{1 + \beta_F} \parallel r_{ce10} \Rightarrow R_{OT5} = R_7 \parallel R_3$$

$$T = f_v \cdot a_v = 6177$$

$$\frac{1}{R_o} = \frac{1 + T}{R_o^{\text{out}}} - \frac{1}{R_L} = 1,2 \Omega < 2 \Omega$$

Computations for stability factors and S ($R_C = \infty$)



$$\frac{1}{S} = \left| \frac{\Delta U_O'}{\Delta U_I''} \right|_{\Delta U_I=0} + \left| \frac{\Delta U_O''}{\Delta U_I''} \right|_{\Delta U_I=0}$$

$$\text{I: } \left| \frac{\Delta U_O'}{\Delta U_I''} \right|_{\Delta U_I''=0} = \frac{r_{ref}/R_{OT10}}{r_{c_{10}} + r_{ref}/R_{OT10}} \quad \begin{cases} SET=0 \Rightarrow R_{OT10} = r_{c_{10}} \\ SET=1 \Rightarrow R_{OT10} = r_{c_{10}} \end{cases}$$

$$\text{II } \left| \frac{\Delta U_O''}{\Delta U_I''} \right|_{\Delta U_I''=0} = \frac{(r_{c_{10}} + R_f + R_3)(\beta_F + 1)r_{ref}}{(r_{c_{10}} + (r_{c_{10}} + R_f + R_3)(1 + \beta_F))r_{ref}}$$

$$SET=0 \Rightarrow \frac{1}{S} = 0,0041$$

$$\frac{1}{S} = \frac{\frac{1}{0}}{1+T} = 0,00052$$

$$\Rightarrow S = 1923,07 > 79$$

$$SET=1 \Rightarrow \frac{1}{S} = 0,005 \Rightarrow \frac{1}{S} = 0,0043 \Rightarrow$$

$$\Rightarrow S = 2325,81 > 79$$

4. Simulations

To analyse the circuit I did the following simulations:

4.1. DC SWEEP

To see how the output voltage varies with respect to the input voltage and the potentiometer's position, I used a variable DC source. The examples show that when the potentiometer is set to 0 or 1, the output voltage stays constant at the lowest and maximum values listed in the requirements.

$V_{in \ min}=10V$, $V_{out \ min}=5V$, SET=1




Fig. 4.1.1.

$V_{in \ min}=10V$, $V_{out \ max}=6V$, SET=0




Fig. 4.1.2.

$V_{in\ max}=13V$, $V_{out\ min}=5V$, SET=1




Fig. 4.1.3.

$V_{in\ max}=13V$, $V_{out\ max}=6V$, SET=0




Fig. 4.1.4.

4.2. Output Voltage Level with the Potentiometer at 50%




Fig. 4.2.

4.3. Simulation of Overcurrent Protection




Fig. 4.3.

$$I_{\text{short}} = 52.959 \text{ mA}$$

$$I_{\text{knee}} = 82.347 \text{ mA}$$

4.4. Simulation of Overvoltage Protection

The circuit must be independently examined in order to model the overvoltage protection. I connected a resistance and a Variable DC source in series. According to the simulation results, the voltage stabilizes around the diodes' threshold voltage.




Fig. 4.4.1.




Fig. 4.4.2.

4.5. Stabilization Factor (S)

In order to make a simulation for the stabilization factor (S), I connected a sinusoidal source (VSIN) with parameters OFFSET = 0, VAMPL = 0.5, FREQ = 50, AC = 0 in series with the supply. Afterwards, I performed a transient (time-domain) simulation in all possible cases.




Fig. 4.5.1.

$V_{in \ min}=10V$, $V_{out \ min}=5V$, SET=1




Fig. 4.5.2.

$$S = \frac{1}{-6.0649 + 6.0652} = 3333.33 > 79$$

$V_{in \ min}=10V$, $V_{out \ max}=6V$, SET=0




Fig. 4.5.3.

$$S = \frac{1}{-5.0265 + 5.0269} = 2500 > 79$$

$V_{in \ max}=13V$, $V_{out \ min}=5V$, SET=1




Fig. 4.5.4.

$$S = \frac{1}{-6.0638 + 6.0644} = 1666.66 > 79$$

$V_{in\ max}=13V$, $V_{out\ max}=6V$, $SET=0$




Fig. 4.5.5.

$$S = \frac{1}{-5.0256 + 5.0260} = 2500 > 79$$

4.6. Output Impedance Simulation

In order to run the simulations in all cases for the Output Impedance, I replaced the Load Resistance with a Current Source in AC (IAC), as in the figure below.




Fig. 4.6.1.

All the simulations are conducted in the AC SWEEP Analysis Type with the following parameters: Start Frequency=1Hz; End Frequency = 10GHz; Points/Decade=1; Logarithmic Type. In all cases it can be observed that $R_o \leq 2\Omega$.

$V_{in\ min}=10V$, $V_{out\ min}=5V$, SET=1




Fig. 4.6.2.

$V_{in\ min}=10V$, $V_{out\ max}=6V$, SET=0




Fig. 4.6.3.

$V_{in\ max}=13V$, $V_{out\ min}=5V$, SET=1




Fig. 4.6.4.

$V_{in\ max}=13V$, $V_{out\ max}=6V$, SET=0




Fig. 4.6.5.

5. Conclusion

To sum up, the voltage regulator project has effectively achieved its goals of creating a circuit that, in spite of changes in input conditions, maintains a steady output voltage within the designated range. Effectively controlling the specified output, the regulator showed strong performance within the required input range. With concerns for efficiency, power dissipation, and practicality, simulations confirmed the design's efficacy.

The research emphasizes how important it is to create voltage regulators that can handle a range of input conditions while maintaining stability and dependability in a variety of situations. Issues that arose during testing were resolved, which helped the project succeed overall.

The results of this study will improve knowledge of voltage regulator design, efficiency factors, and practical applications for applications needing accurate voltage control within specific ranges. The project's potential for additional development and real-world application is increased by suggestions for future improvements and user-friendly features.

6. Mounting Map




Fig. 6.1.

Bill of Materials [21]

No. Crt.	Component	No. of components	Product name	Manufacturer	Class
1	D1, D2 [1]	2	ZPD2.7-DIO	DIOTEC SEMICONDUCTOR	Zener Diode
2	D3 [2]	1	ZPD6.8-DIO	DIOTEC SEMICONDUCTOR	Zener Diode
3	P1 [3]	1	PT15LV02501A20 20S	PIHER	Potentiometer
4	Q1, Q2, Q11 [4]	3	BC546BBK	DIOTEC SEMICONDUCTOR	Bipolar Transistor
5	Q3, Q4, Q5, Q6, Q9 [5]	5	BC556BBK	DIOTEC SEMICONDUCTOR	Bipolar Transistor
6	Q10 [6]	1	BD241C	ST MICROELECTRONICS	Bipolar Transistor
7	Q12 [7]	1	TIP32C	ST MICROELECTRONICS	Bipolar Transistor
8	R1 [8]	1	CFR0W4J0100A50	ROYAL OHM	Resistor
9	R2 [9]	1	CF1/4W-680R	SR PASSIVES	Resistor
10	R3 [10]	1	CF1/4W-3K3	SR PASSIVES	Resistor
11	R4, R5, R10 [11]	3	CF1/4W-10K	SR PASSIVES	Resistor
12	R6 [12]	1	CF1/4W-470R	SR PASSIVES	Resistor
13	R7 [13]	1	CF1/4W-1K	SR PASSIVES	Resistor
14	R8, R15, R16 [14]	3	CF1/4W-330R	SR PASSIVES	Resistor
15	R9, R11 [15]	2	CF1/4W-2K2	SR PASSIVES	Resistor
16	R12 [16]	1	CF1/4W-220R	SR PASSIVES	Resistor
17	R13 [17]	1	CF1/4W-4R7	SR PASSIVES	Resistor
18	R14 [18]	1	CF1/4W-100R	SR PASSIVES	Resistor
19	R17 [19]	1	CFRW4J0510A50	ROYAL OHM	Resistor
20	C1, C2, C3 [20]	3	CCK-4P7	SR PASSIVES	Capacitor

7. References

1. D1, D2: <https://www.tme.eu/ro/details/zpd2.7-dio/diode-zener-tht/diotec-semiconductor/zpd2-7/>
2. D3: <https://www.tme.eu/ro/details/zpd6.8-dio/diode-zener-tht/diotec-semiconductor/zpd6-8/>
3. P1: <https://www.tme.eu/ro/details/pt15lv-500r/trimere-tht-cu-o-singura-tura/piher/pt15lv02501a2020s/>
4. Q1, Q2, Q11: <https://www.tme.eu/ro/details/bc546bbk-dio/tranzistori-tht-npn/diotec-semiconductor/bc546bbk/>
5. Q3, Q4, Q5, Q6, Q9: <https://www.tme.eu/ro/details/bc556bbk-dio/tranzistori-tht-pnp/diotec-semiconductor/bc556bbk/>
6. Q10: <https://www.tme.eu/ro/details/bd241c/tranzistori-tht-npn/stmicroelectronics/>
7. Q12: <https://www.tme.eu/ro/details/tip32c/tranzistori-tht-pnp/stmicroelectronics/>
8. R1: https://www.tme.eu/ro/details/1_4w10r/rezistente-tht/royalohm/cfr0w4j0100a50/
9. R2: https://www.tme.eu/ro/details/cf1_4w-680r/rezistente-tht/sr-passives/
10. R3: https://www.tme.eu/ro/details/cf1_4w-3k3/rezistente-tht/sr-passives/
11. R4, R5, R10: https://www.tme.eu/ro/details/cf1_4w-10k/rezistente-tht/sr-passives/
12. R6: https://www.tme.eu/ro/details/cf1_4w-470r/rezistente-tht/sr-passives/
13. R7: https://www.tme.eu/ro/details/cf1_4w-1k/rezistente-tht/sr-passives/
14. R8, R15, R16: https://www.tme.eu/ro/details/cf1_4w-330r/rezistente-tht/sr-passives/
15. R9, R11: https://www.tme.eu/ro/details/cf1_4w-2k2/rezistente-tht/sr-passives/
16. R12: https://www.tme.eu/ro/details/cf1_4w-220r/rezistente-tht/sr-passives/
17. R13: https://www.tme.eu/ro/details/cf1_4w-4r7/rezistente-tht/sr-passives/
18. R14: https://www.tme.eu/ro/details/cf1_4w-100r/rezistente-tht/sr-passives/
19. R17: https://www.tme.eu/ro/details/1_4w51r/rezistente-tht/royalohm/cfr0w4j0510a50/
20. C1, C2, C3: <https://www.tme.eu/ro/details/cck-4p7/condensatoare-ceramice/sr-passives/>
21. Annex for THT Components
https://wiki.dcae.pub.ro/images/a/a0/Annex_1_THT_2024_2025.pdf
22. https://books.google.ro/books/about/Voltage_Stabilizers.html?id=JzJPAAAAMAAJ&redir_esc=y
23. <https://electronicspost.com/series-feedback-voltage-regulator/>
24. Behzad Razavi, Design of Analog CMOS Integrated Circuits, Second Edition
25. B. Razavi, Fundamentals of Microelectronics
https://www.academia.edu/41216460/Behzad_Razavi_Fundamentals_of_Microelect
26. <https://www.ittc.ku.edu/~jstiles/412/handouts/7.1%20The%20MOSFET%20differenti al%20pair/MultiStage%20Amplifiers.pdf>
27. Science Direct, “Foldback Current Limiting”
<https://www.sciencedirect.com/topics/engineering/foldback-current-limiting>
28. <https://www.infotransistor.com/the-role-of-emitter-degeneration-in-stabilizing-transistor-circuits/>