

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

Function Call/Return	Operation	Notes	Clock Cycles
BL <i>label</i>	$LR \leftarrow \text{return address}; PC \leftarrow \text{address of label}$	Function call	2-4
BLX $R_n$	$LR \leftarrow \text{return address}; PC \leftarrow R_n$		
BX $R_n$	$PC \leftarrow R_n$		
B <i>label</i>	$PC \leftarrow \text{address of label}$		










Load Integer Constant	Operation	Flags	Notes	Clock Cycles
ADR $R_d, \text{label}$	$R_d \leftarrow \text{address of label}$		$PC-4095 \leq \text{address} \leq PC+4095$	1
MOVS $R_d, \text{constant}$	$R_d \leftarrow \text{constant}$	NZ	$0 \leq \text{constant} \leq 255$ (FF <sub>16</sub> ) & a few others	
MVN{S} $R_d, \text{constant}$	$R_d \leftarrow \sim \text{constant}$	NZ	$0 \leq \text{constant} \leq 255$ (FF <sub>16</sub> ) & a few others	
MOVW $R_d, \text{constant}$	$R_d \leftarrow \text{constant}$		$0 \leq \text{constant} \leq 65535$ (FFFF <sub>16</sub> )	
MOVT $R_d, \text{constant}$	$R_d <31..16> \leftarrow \text{constant}$		$0 \leq \text{constant} \leq 65535$ (FFFF <sub>16</sub> )	

Load/Store Memory	Operation	Bits	Notes	Clock Cycles
LDRB $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} <7..0> \text{ (zero extended)}$	8	$R_d <31..8> \leftarrow 24 \text{ 0's}$	2
LDRSB $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} <7..0> \text{ (sign extended)}$	8	$R_d <31..8> \leftarrow 24 \text{ copies of } R_d <7>$	
LDRH $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} <15..0> \text{ (zero extended)}$	16	$R_d <31..16> \leftarrow 16 \text{ 0's}$	
LDRSH $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} <15..0> \text{ (sign extended)}$	16	$R_d <31..16> \leftarrow 16 \text{ copies of } R_d <16>$	
LDR $R_d, [\text{address mode}]$	$R_d \leftarrow \text{memory} <31..0>$	32		
LDRD $R_t, R_{t2}, [\text{address mode}]$	$R_{t2}, R_t \leftarrow \text{memory} <63..0>$	64	Can't use register offset mode	3
STRB $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} <7..0>$	8		2
STRH $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} <15..0>$	16		
STR $R_d, [\text{address mode}]$	$R_d \rightarrow \text{memory} <31..0>$	32		
STRD $R_t, R_{t2}, [\text{address mode}]$	$R_{t2}, R_t \rightarrow \text{memory} <63..0>$	64	Can't use register offset mode	3









Load/Store Multiple	Operation	Notes	Clock Cycles
POP { <i>register list</i> }	<i>registers</i> $\leftarrow \text{memory}[SP]; SP += 4 \times \# \text{registers}$	<i>regs</i> : Not SP; PC/LR, but not both	1 + #registers
PUSH { <i>register list</i> }	$SP -= 4 \times \# \text{registers}; \text{registers} \rightarrow \text{memory}[SP]$	<i>regs</i> : Neither SP or PC.	
LDMIA $R_n!, \{ \text{register list} \}$	<i>registers</i> $\leftarrow \text{memory}[R_n]$	if "!" is appended, then $R_n += 4 \times \# \text{registers}$	
STMIA $R_n!, \{ \text{register list} \}$	<i>registers</i> $\rightarrow \text{memory}[R_n]$		
LDMDB $R_n!, \{ \text{register list} \}$	<i>registers</i> $\leftarrow \text{memory}[R_n - 4 \times \# \text{registers}]$	if "!" is appended, then $R_n -= 4 \times \# \text{registers}$	
STMDB $R_n!, \{ \text{register list} \}$	<i>registers</i> $\rightarrow \text{memory}[R_n - 4 \times \# \text{registers}]$		





Move / Add / Subtract	Operation	Flags	operand2	Clock Cycles
MOV{S} $R_d, R_n$	$R_d \leftarrow R_n$	NZ	Options: 1. Constant (0-255) 2. register 3. register, shift	1
ADD{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n + \text{operand2}$	NZCV		
ADC{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n + \text{operand2} + C$	NZCV		
SUB{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n - \text{operand2}$	NZCV		
SBC{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow R_n - \text{operand2} + C - 1$	NZCV		
RSB{S} $R_d, R_n, \text{operand2}$	$R_d \leftarrow \text{operand2} - R_n$	NZCV		

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

Multiply / Divide		Operation	Flags	Notes	Clock Cycles
MUL{S}	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> ← (R <sub>n</sub> x R <sub>m</sub> )<31..0>	NZC	32 ← 32x32; C←undefined	1
MLA	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub> , R <sub>a</sub>	R <sub>d</sub> ← R <sub>a</sub> + (R <sub>n</sub> x R <sub>m</sub> )<31..0>		32 ← 32 + 32x32	
MLS	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub> , R <sub>a</sub>	R <sub>d</sub> ← R <sub>a</sub> – (R <sub>n</sub> x R <sub>m</sub> )<31..0>		32 ← 32 - 32x32	
SMMUL	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> ← (R <sub>n</sub> x R <sub>m</sub> )<63..32>		Uses upper half of signed 64-bit product	
SMMLA	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub> , R <sub>a</sub>	R <sub>d</sub> ← (R <sub>n</sub> x R <sub>m</sub> )<63..32> + R <sub>a</sub>			
SMMLS	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub> , R <sub>a</sub>	R <sub>d</sub> ← (R <sub>n</sub> x R <sub>m</sub> )<63..32> – R <sub>a</sub>			
 MULL	R <sub>dlo</sub> , R <sub>dhi</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>dhi</sub> R <sub>dlo</sub> ← R <sub>n</sub> x R <sub>m</sub>		 Signed/  Unsigned: 64 ← 32x32	
 MLAL	R <sub>dlo</sub> , R <sub>dhi</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>dhi</sub> R <sub>dlo</sub> ← R <sub>dhi</sub> R <sub>dlo</sub> + R <sub>n</sub> xR <sub>m</sub>		 Signed/  Unsigned: 64 ← 64 + 32x32	
 DIV	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> ← R <sub>n</sub> / R <sub>m</sub>		 Signed/  Unsigned: 32 ← 32÷32	2-12

Saturating Instructions		Operation	Min	Max	Notes	Clock Cycles
SSAT	$R_d, n, operand2$	$R_d \leftarrow operand2$	$-2^{n-1}$	$2^{n-1}-1$	$operand2$ : $R_m$ or $R_m, ASR$ constant or $R_m, LSL$ constant	1
USAT	$R_d, n, operand2$	$R_d \leftarrow operand2$	0	$2^n-1$		
QADD	$R_d, R_n, R_m$	$R_d \leftarrow R_n + R_m$	$-2^{31}$	$2^{31}-1$		
QSUB	$R_d, R_n, R_m$	$R_d \leftarrow R_n - R_m$				

SIMD Saturating ADD/SUB		Operation	Min to Max	Notes	Clock Cycles
 ADD8	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> [bits] ← R <sub>n</sub> [bits] + R <sub>m</sub> [bits]	 Q: -2 <sup>7</sup> to 2 <sup>7</sup> -1  UQ: 0 to 2 <sup>7</sup> -1	For bytes 0 through 3: bits 7..0, 15..8, 23..16, and 31..24	1
 SUB8	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> [bits] ← R <sub>n</sub> [bits] - R <sub>m</sub> [bits]			
 ADD16	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> [bits] ← R <sub>n</sub> [bits] + R <sub>m</sub> [bits]	 Q: -2 <sup>15</sup> to 2 <sup>15</sup> -1  UQ: 0 to 2 <sup>16</sup> -1	For halfwords 0 and 1: bits 15..0 and 31..16	
 SUB16	R <sub>d</sub> , R <sub>n</sub> , R <sub>m</sub>	R <sub>d</sub> [bits] ← R <sub>n</sub> [bits] - R <sub>m</sub> [bits]			

SIMD Non-Saturating ADD/SUB		Operation	GE Flags	Notes	Clock Cycles
 ADD8	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	<b>S</b> : $\text{sum} \geq 0 \text{ ? } 1 : 0$ <b>U</b> : $\text{sum} \geq 2^8 \text{ ? } 1 : 0$	For bytes 0 through 3: bits 7..0, 15..8, 23..16, and 31..24	1
 SUB8	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	<b>S</b> : $\text{diff} \geq 0 \text{ ? } 1 : 0$ <b>U</b> : $\text{diff} \geq 0 \text{ ? } 1 : 0$		
 ADD16	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	<b>S</b> : $\text{sum} \geq 0 \text{ ? } 11 : 00$ <b>U</b> : $\text{sum} \geq 2^{16} \text{ ? } 11 : 00$	For halfwords 0 and 1: bits 15..0 and 31..16	
 SUB16	$R_d, R_n, R_m$	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	<b>S</b> : $\text{diff} \geq 0 \text{ ? } 11 : 00$ <b>U</b> : $\text{diff} \geq 0 \text{ ? } 11 : 00$		

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

Q and GE Flag Instructions		Operation	Notes	Clock Cycles
SEL	R <sub>d</sub> ,R <sub>n</sub> ,R <sub>m</sub>	R <sub>d</sub> [bits] ← (GE[byte] = 1) ? R <sub>n</sub> [bits] : R <sub>m</sub> [bits]	For bytes 0-3: bits 7..0, 15..8, 23..16, & 31..24	1
MRS	R <sub>d</sub> ,APSR	R <sub>d</sub> <31..27> ← NZCVQ R <sub>d</sub> <19..16> ← GE flags	All other bots of R <sub>d</sub> are filled with zeroes.	
MSR	APSR_nzcvq,R <sub>n</sub>	NZCVQ ← R <sub>n</sub> <31..27>	Other flags in the PSR are not affected.	
MSR	APSR_g,R <sub>n</sub>	GE flags ← R <sub>n</sub> <19..16>		

SIMD Multiply Instructions		Operation	Notes	Clock Cycles
SMUAD	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 15..00 > \times R_m < 15..00 > + R_n < 31..16 > \times R_m < 31..16 >$	Sets Q flag if an addition or subtraction overflows; does <u>not</u> saturate.	1
SMUSD	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 15..00 > \times R_m < 15..00 > - R_n < 31..16 > \times R_m < 31..16 >$		
SMLAD	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + R_n < 15..00 > \times R_m < 15..00 > + R_n < 31..16 > \times R_m < 31..16 >$		
SMLSD	$R_d, R_n, R_m, R_a$	$R_d \leftarrow R_a + R_n < 15..00 > \times R_m < 15..00 > - R_n < 31..16 > \times R_m < 31..16 >$		
SMLALD	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}, R_{dlo} += R_n < 15..00 > \times R_m < 15..00 > + R_n < 31..16 > \times R_m < 31..16 >$		
SMLSLD	$R_{dlo}, R_{dhi}, R_n, R_m$	$R_{dhi}, R_{dlo} += R_n < 15..00 > \times R_m < 15..00 > - R_n < 31..16 > \times R_m < 31..16 >$		

Appending "X" to instruction mnemonic changes operand2s to  $R_n < 15..00 > \times R_m < 31..16 >$  and  $R_n < 31..16 > \times R_m < 15..00 >$ .

Signed Multiply Halfwords		Operation	Notes	Clock Cycles
SMULBB	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 15..00 > \times R_m < 15..00 >$	$32 \leftarrow 16 \times 16$	1
SMULBT	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 15..00 > \times R_m < 31..16 >$		
SMULTB	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 31..16 > \times R_m < 15..00 >$		
SMULTT	$R_d, R_n, R_m$	$R_d \leftarrow R_n < 31..16 > \times R_m < 31..16 >$		

Pack Halfwords		Operation	operand2	Notes	Clock Cycles
PKHBT	$R_d, R_n, \text{operand2}$	<b>Btm:</b> $R_d < 15..00 > \leftarrow R_n < 15..00 >$ <b>Top:</b> $R_d < 31..16 > \leftarrow \text{operand2} < 31..16 >$	Options: 1. register 2. register, LSL constant 3. register, ASR constant		1
PKHTB	$R_d, R_n, \text{operand2}$	<b>Top:</b> $R_d < 31..16 > \leftarrow R_n < 31..16 >$ <b>Btm:</b> $R_d < 15..00 > \leftarrow \text{operand2} < 15..00 >$			

Compare Instructions		Operation	operand2	Notes	Clock Cycles
CMP	$R_n, \text{operand2}$	$R_n - \text{operand2}$	Options: 1. constant (0-255) 2. register 3. register, shift	Updates: NZCV	1
CMN	$R_n, \text{operand2}$	$R_n + \text{operand2}$		Updates: NZCV	
TST	$R_n, \text{operand2}$	$R_n \& \text{operand2}$		Updates: NZC	
TEQ	$R_n, \text{operand2}$	$R_n \wedge \text{operand2}$		Updates: NZC	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

Conditional Branch Instructions		Operation	Notes		Clock Cycles
Bcc	label	Branch to label if "cc" is true	"cc" is a condition code		1 (Fail) or 2-4
CBZ	R <sub>n</sub> , label	Branch to label if R <sub>n</sub> =0	Can't use in an IT block		
CBNZ	R <sub>n</sub> , label	Branch to label if R <sub>n</sub> ≠0	Can't use in an IT block		
ITC <sub>1</sub> C <sub>2</sub> C <sub>3</sub>		Each c <sub>i</sub> is one of T, E, or empty	Controls 1-4 instructions		1

Shift Instructions		Operation	Flags	operand2	Notes	Clock Cycles
ASR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> >> operand2 (arithmetic shift right)	NZC	Options: 1. constant 2. register	Sign extends	1
LSL{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> << operand2 (logical shift left)	NZC		Zero fills	
LSR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> >> operand2 (logical shift right)	NZC		right rotate	
ROR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> >> operand2 (rotate right)	NZC			
RRX{S}	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← R <sub>n</sub> >> 1; R <sub>d</sub> <31> ← C; C ← R <sub>n</sub> <0>	NZC		33-bit rotate w/C	

Bitwise Instructions		Operation	Flags	operand2	Notes	Clock Cycles
AND{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> & operand2	NZC	Options: 1. constant (0-255) 2. register 3. register,shift		1
ORR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub>   operand2	NZC			
EOR{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> ^ operand2	NZC			
BIC{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub> & ~operand2	NZC			
ORN{S}	R <sub>d</sub> ,R <sub>n</sub> ,operand2	R <sub>d</sub> ← R <sub>n</sub>   ~operand2	NZC			
MVN{S}	R <sub>d</sub> ,operand2	R <sub>d</sub> ← ~operand2	NZC			

Bitfield Instructions		Operation	Notes		Clock Cycles
BFC	R <sub>d</sub> ,lsb,width	SelectedBitfieldOf(R <sub>d</sub> ) ← 0			1
BFI	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	SelectedBitfieldOf(R <sub>d</sub> ) ← LSBitsOf(R <sub>n</sub> )			
SBFX	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	R <sub>d</sub> ← SelectedBitfieldOf(R <sub>n</sub> )	Sign extends		
UBFX	R <sub>d</sub> ,R <sub>n</sub> ,lsb,width	R <sub>d</sub> ← SelectedBitfieldOf(R <sub>n</sub> )	Zero extends		

Bits / Bytes / Words		Operation	Notes		Clock Cycles
CLZ	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← CountLeadingZeroesOf(R <sub>n</sub> )	#leading 0's = 0-32		1
RBIT	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← ReverseBitOrderOf(R <sub>n</sub> )			
REV	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← ReverseByteOrderOf(R <sub>n</sub> )			

Pseudo-Instructions		Operation	Flags	Replaced by	Clock Cycles
LDR	R <sub>d</sub> ,=constant	R <sub>d</sub> ← constant	MOVS:NZ	MOV, MOVS, MVN, MOVW, or LDR	1
NEG	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← -R <sub>n</sub>	NZCV	RSBS R <sub>d</sub> ,R <sub>n</sub> ,0	
CPY	R <sub>d</sub> ,R <sub>n</sub>	R <sub>d</sub> ← R <sub>n</sub>		MOV R <sub>d</sub> ,R <sub>n</sub>	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

<b>Floating-Point PUSH/POP</b>		<b>Operation</b>	<b>Clock Cycles</b>
V PUSH	{FP register list}	SP -= 4 × #registers, copy registers to memory[SP]	1 + #registers
V POP	{FP register list}	Copy memory[SP] to registers, SP += 4 × #registers	

<b>Floating-Point Load Constant</b>		<b>Operation</b>	<b>Clock Cycles</b>
V MOV	S <sub>d</sub> , fpconstant	fpconstant must be $\pm m \times 2^{-n}$ , ( $16 \leq m \leq 31$ & $0 \leq n \leq 7$ )	1

<b>Floating-Point Copy Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V MOV	S <sub>d</sub> , S <sub>m</sub>	S <sub>d</sub> ← S <sub>m</sub>	1
V MOV	R <sub>d</sub> , S <sub>m</sub>	R <sub>d</sub> ← S <sub>m</sub>	
V MOV	S <sub>d</sub> , R <sub>m</sub>	S <sub>d</sub> ← R <sub>m</sub>	
V MOV	R <sub>t</sub> , R <sub>t2</sub> , S <sub>m</sub> , S <sub>m+1</sub>	R <sub>t</sub> ← S <sub>m</sub> ; R <sub>t2</sub> ← S <sub>m+1</sub> (S <sub>m</sub> , S <sub>m+1</sub> adjacent regs)	2
V MOV	S <sub>m</sub> , S <sub>m+1</sub> , R <sub>t</sub> , R <sub>t2</sub>	S <sub>m</sub> ← R <sub>t</sub> ; S <sub>m+1</sub> ← R <sub>t2</sub> (S <sub>m</sub> , S <sub>m+1</sub> adjacent regs)	

<b>Floating-Point Load Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V LDR	S <sub>d</sub> , [R <sub>n</sub> ]	S <sub>d</sub> ← memory32[R <sub>n</sub> ]	2
V LDR	S <sub>d</sub> , [R <sub>n</sub> , constant]	S <sub>d</sub> ← memory32[R <sub>n</sub> + constant]	
V LDR	S <sub>d</sub> , label	S <sub>d</sub> ← memory32[Address of label]	
V LDR	D <sub>d</sub> , [R <sub>n</sub> ]	D <sub>d</sub> ← memory64[R <sub>n</sub> ]	3
V LDR	D <sub>d</sub> , [R <sub>n</sub> , constant]	D <sub>d</sub> ← memory64[R <sub>n</sub> + constant]	
V LDR	D <sub>d</sub> , label	D <sub>d</sub> ← memory64[Address of label]	
V LDMIA	R <sub>n</sub> !, {FP register list}	FP registers ← memory, R <sub>n</sub> = lowest address; Updates R <sub>n</sub> if write-back flag (!) is included.	1 + #registers
V LDMDB	R <sub>n</sub> !, {FP register list}	FP registers ← memory, R <sub>n</sub> -4 = highest address; Must append (!) and always updates R <sub>n</sub>	

<b>Floating-Point Store Registers</b>		<b>Operation</b>	<b>Clock Cycles</b>
V STR	S <sub>d</sub> , [R <sub>n</sub> ]	S <sub>d</sub> → memory32[R <sub>n</sub> ]	2
V STR	S <sub>d</sub> , [R <sub>n</sub> , constant]	S <sub>d</sub> → memory32[R <sub>n</sub> + constant]	
V STR	D <sub>d</sub> , [R <sub>n</sub> ]	D <sub>d</sub> → memory64[R <sub>n</sub> ]	3
V STR	D <sub>d</sub> , [R <sub>n</sub> , constant]	D <sub>d</sub> → memory64[R <sub>n</sub> + constant]	
V STMIA	R <sub>n</sub> !, {FP register list}	FP registers → memory, R <sub>n</sub> = lowest address; Updates R <sub>n</sub> if write-back flag (!) is included.	1 + #registers
V STMDB	R <sub>n</sub> !, {FP register list}	FP registers → memory, R <sub>n</sub> -4 = highest address; Must append (!) and always updates R <sub>n</sub>	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

<b>Floating-Point Convert Representation</b>	<b>Operation</b>	<b>Clock Cycles</b>
VCVT.F32.U32 $S_d, S_m$	$S_d \leftarrow (\text{float}) S_m$ , where $S_m$ is an unsigned integer	1
VCVT.F32.S32 $S_d, S_m$	$S_d \leftarrow (\text{float}) S_m$ , where $S_m$ is a 2's comp integer	
VCVT{R}.U32.F32 $S_d, S_m$	$S_d \leftarrow (\text{uint32\_t}) S_m$ , rounded if suffix "R" is appended	
VCVT{R}.S32.F32 $S_d, S_m$	$S_d \leftarrow (\text{int32\_t}) S_m$ , rounded if suffix "R" is appended	

<b>Floating-Point Arithmetic</b>	<b>Operation</b>	<b>Clock Cycles</b>
VADD.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_n + S_m$	1
VSUB.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_n - S_m$	
VNEG.F32 $S_d, S_m$	$S_d \leftarrow -S_m$	
VABS.F32 $S_d, S_m$	$S_d \leftarrow  S_m $ ; (clears FPU sign bit, N)	
VMUL.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_n \times S_m$	14
VDIV.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_n \div S_m$	
VSQRT.F32 $S_d, S_m$	$S_d \leftarrow \sqrt{S_m}$	3
VMLA.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_d + S_n \times S_m$	
VMLS.F32 $S_d, S_n, S_m$	$S_d \leftarrow S_d - S_n \times S_m$	

<b>Floating-Point Compare</b>	<b>Operation</b>	<b>Clock Cycles</b>
VCMP.F32 $S_d, S_m$	Computes $S_d - S_m$ and updates FPU Flags in FPSCR	1
VCMP.F32 $S_d, \#0.0$	Computes $S_d - 0$ and updates FPU Flags in FPSCR	
VMRS	$\text{APSR\_nzcvcv, FPSCR} \leftarrow \text{Core CPU Flags} \leftarrow \text{FPU Flags}$ (Needed between VCMF.F32 and conditional branch)	

### Addressing Modes for floating-point load and store instructions (VLDR & VSTR):

<b>Addressing Mode</b>	<b>Syntax</b>	<b>Meaning</b>	<b>Example</b>
Immediate Offset	$[R_n]$	$\text{address} = R_n$	$[R5]$
	$[R_n, \text{constant}]$	$\text{address} = R_n + \text{constant}$	$[R5, 100]$

### Shift Codes:

Any of these may be applied as the "shift" option of "operand2" in Move / Add / Subtract, Compare, and Bitwise Groups.

<b>Shift Code</b>	<b>Meaning</b>	<b>Notes</b>
LSL <i>constant</i>	Logical Shift Left by <i>constant</i> bits	Zero fills; $0 \leq \text{constant} \leq 31$
LSR <i>constant</i>	Logical Shift Right by <i>constant</i> bits	Zero fills; $1 \leq \text{constant} \leq 32$
ASR <i>constant</i>	Arithmetic Shift Right by <i>constant</i> bits	Sign extends; $1 \leq \text{constant} \leq 32$
ROR <i>constant</i>	ROtate Right by <i>constant</i> bits	$1 \leq \text{constant} \leq 32$
RRX	Rotate Right eXtended (with carry) by 1 bit	

## Cortex-M4F Instructions used in *ARM Assembly for Embedded Applications* (ISBN 978-1-54390-804-6)

### Addressing Modes for *integer* load and store instructions (LDR, STR, etc.):

Any of these may be used with all variations of LDR/STR except LDRD/STRD, which may not use Register Offset Mode.

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R <sub>n</sub> ]	$address = R_n$	[R5]
	[R <sub>n</sub> ,constant]	$address = R_n + constant$	[R5,100]
Register Offset	[R <sub>n</sub> ,R <sub>m</sub> ]	$address = R_n + R_m$	[R4,R5]
	[R <sub>n</sub> ,R <sub>m</sub> ,LSL constant]	$address = R_n + (R_m \ll constant)$	[R4,R5,LSL 3]
Pre-Indexed	[R <sub>n</sub> ,constant]!	$R_n \leftarrow R_n + constant; address = R_n$	[R5,100]!
Post-Indexed	[R <sub>n</sub> ],constant	$address = R_n; R_n \leftarrow R_n + constant$	[R5],100

### Condition Codes:

If appended to an FPU instruction within an IT block, the condition code precedes any extension. (E.g., VADDGT.F32)

Condition Code	CMP Meaning	VCMP Meaning	Requirements
EQ (Equal)	==	==	Z = 1
NE (Not Equal)	!=	!= or unordered	Z = 0
HS (Higher or Same)	unsigned ≥	≥ or unordered	C = 1 <i>Note: Synonym for “CS” (Carry Set)</i>
LO (Lower)	unsigned <	<	C = 0 <i>Note: Synonym for “CC” (Carry Clear)</i>
HI (Higher)	unsigned >	> or unordered	C = 1 && Z = 0
LS (Lower or Same)	unsigned ≤	≤	C = 0    Z = 1
GE (Greater Than or Equal)	signed ≥	≥	N = V
LT (Less Than)	signed <	< or unordered	N ≠ V
GT (Greater Than)	signed >	>	Z = 0 && N = V
LE (Less Than or Equal)	signed ≤	≤ or unordered	Z = 1    N ≠ V
CS (Carry Set)	unsigned ≥	≥ or unordered	C = 1 <i>Note: Synonym for “HS” (Higher or Same)</i>
CC (Carry Clear)	unsigned <	<	C = 0 <i>Note: Synonym for “LO” (Lower)</i>
MI (Minus)	negative	<	N = 1
PL (Plus)	non-negative	≥ or unordered	N = 0
VS (Overflow Set)	overflow	unordered	V = 1
VC (Overflow Clear)	no overflow	not unordered	V = 0
AL (Always)	unconditional	unconditional	Always true

- Notes:
1. This is only a partial list of the most commonly-used ARM Cortex-M4 instructions.
  2. Clock Cycle counts do not include delays due to stalls when an instruction must wait for the previous instruction to complete.
  3. There are magnitude restrictions on immediate constants; see ARM documentation for more information.