

clk
cam_pclk
cam_d[7:0]
cam_vsync
cam_href
rstn
sw_mode[3:0]
higher_up_tresh
lower_down_tresh
write_data_path_0
write_data_path_v1_0
cam_rst
cam_pwdn
cam_sda
cam_scl
smartconnect_0
AXI SmartConnect
proc_sys_reset_0
Processor System Reset
jtag_axi_0
JTAG to AXI Master
mig_7series_0
Memory Interface Generator (MIG 7 Series)
ddr3_sdram
calib_done
util_ds_buf_0
Utility Buffer
clk_wiz_0
Clocking Wizard
frame_manager_0
frame_manager_v1_0
read_data_path_proce_0
read_data_path_processed_v1_0
dbg_use_buff_a
dbg_use_buff_b
cam_xclk
vga_r[3:0]
vga_g[3:0]
vga_b[3:0]
vga_hs
vga_vs