ASoC Design June 13, 2024

Final Project Presentation U-Net for Image Segmentation

Group 5

Name: 劉冠亨、謝言鼎、張力元、李佳螢

Outline

- Image Semantic Segmentation
- U-Net Architecture
- Dataset
- Model Training
- Program Translation: from Python to C
- Hardware Implementation by HLS
- FSIC Integration

Introduction to Image Semantic Segmentation

- Goal: group pixels into meaningful or perceptually similar regions
- Approach: pixel-level classification
 - Assign a class label to each pixel in the input image







Application of Semantic Segmentation

- Medical Imaging
- Autonomous Driving
- Agriculture







Dataset

Pascal VOC 2012 Segmentation Dataset

Input: RGB image

Output: Mask with 21 possible class labels for each pixel








Image

Mask

```
'background',
'aeroplane',
'bicycle',
'bird',
'boat',
'bottle',
'bus',
'car',
'cat',
'chair',
'cow',
'dining table',
'dog',
'horse',
'motorbike',
'person',
'potted plant',
'sheep',
'sofa',
'train',
'tv/monitor'
```

U-Net Architecture Overview

Concept: consider features across different scales




Model Training

- Develop and train the Model by PyTorch
 - PyTorch is an open-source framework developed by Meta's AI research group
 - It offers an easy-to-use API and integrates seamlessly with the Python data
- Analyze the model structure and implement it
 - Down-sampling
 - nn.Conv2d()
 - Concatenate path
 - torch.cat()
 - Up-sampling
 - nn.Upsample()
 - nn.functional.interpolate()
 - nn.ConvTranspose2d()

Without training, the model struggles to process information accurately through mathematical methods
Transposed convolution is trainable layer for model


Operations on U-Net

- Down-sampling: use convolution to extract high-level information
- Up-sampling: use transposed convolution to increase the spatial resolution



Operations on U-Net

- Down-sampling: use convolution to extract high-level information
- Up-sampling: use transposed convolution to increase the spatial resolution



transposed convolution (stride=1, pad=0)

transposed convolution (stride=2, pad=0)

Input

Kernel

Model Profiling

Parameters: 486,813

MAC operations: 55,787,520

Input image size: 3x64x64

Output image size: 21x64x64

```
Total params: 486,613
Trainable params: 486,613
Non-trainable params: 0

Input size (MB): 0.05
Forward/backward pass size (MB): 6.84
Params size (MB): 1.86
Estimated Total Size (MB): 8.75

[INFO] Register count_convNd() for <class 'torch.nn.modules.conv.Conv2d'>.
[INFO] Register count_normalization() for <class 'torch.nn.modules.batchnorm.BatchNorm2d'>.
[INFO] Register zero_ops() for <class 'torch.nn.modules.activation.ReLU'>.
[INFO] Register zero_ops() for <class 'torch.nn.modules.container.Sequential'>.
[INFO] Register count_convNd() for <class 'torch.nn.modules.conv.ConvTranspose2d'>.
macs:55787520.0, params:486613.0
```

Layer (type)	Output Shape	Param #
0-1014	[4 0 G4 G4]	245
Conv2d-1 BatchNorm2d-2	[-1, 8, 64, 64] [-1, 8, 64, 64]	216 16
ReLU-3	[-1, 8, 64, 64]	16
Conv2d-4	[-1, 8, 64, 64]	576
BatchNorm2d-5	[-1, 8, 64, 64]	16
ReLU-6	[-1, 8, 64, 64]	0
Conv2d-7	[-1, 16, 32, 32]	1,152
BatchNorm2d-8	[-1, 16, 32, 32]	32
ReLU-9	[-1, 16, 32, 32]	Θ
Conv2d-10	[-1, 16, 32, 32]	2,304
BatchNorm2d-11	[-1, 16, 32, 32]	32
ReLU-12	[-1, 16, 32, 32]	Θ
Conv2d-13	[-1, 32, 16, 16]	4,608
BatchNorm2d-14	[-1, 32, 16, 16]	64
ReLU-15	[-1, 32, 16, 16] [-1, 32, 16, 16]	0 215
Conv2d-16 BatchNorm2d-17	[-1, 32, 16, 16] [-1, 32, 16, 16]	9,216 64
ReLU-18	[-1, 32, 16, 16] [-1, 32, 16, 16]	9
Conv2d-19	[-1, 32, 16, 16] [-1, 64, 8, 8]	18,432
BatchNorm2d-20	[-1, 64, 8, 8]	128
ReLU-21	[-1, 64, 8, 8] [-1, 64, 8, 8]	0
Conv2d-22	[-1, 64, 8, 8]	36,864
BatchNorm2d-23	[-1, 64, 8, 8]	128
ReLU-24	[-1, 64, 8, 8]	Θ
Conv2d-25	[-1, 128, 4, 4]	73,728
BatchNorm2d-26	[-1, 128, 4, 4]	256
ReLU-27		Θ
Conv2d-28	[-1, 128, 4, 4] [-1, 128, 4, 4] [-1, 128, 4, 4]	147,456
BatchNorm2d-29	[-1, 128, 4, 4]	256
ReLU-30		22.760
ConvTranspose2d-31	[-1, 64, 8, 8] [-1, 64, 8, 8]	32,768
Conv2d-32 BatchNorm2d-33	[-1, 64, 8, 8] [-1, 64, 8, 8]	73,728 128
ReLU-34	[-1, 64, 8, 8]	126
Conv2d-35	[-1, 64, 8, 8]	36,864
BatchNorm2d-36	[-1, 64, 8, 8]	128
ReLU-37	[-1, 64, 8, 8]	128
ConvTranspose2d-38	[-1, 32, 16, 16]	8,192
Conv2d-39	[-1, 32, 16, 16] [-1, 32, 16, 16] [-1, 32, 16, 16]	18,432
BatchNorm2d-40	[-1, 32, 16, 16]	64
ReLU-41	[-1, 32, 16, 16]	9
Conv2d-42	[-1, 32, 16, 16] [-1, 32, 16, 16]	9,216
BatchNorm2d-43	[-1, 32, 16, 16]	64
ReLU-44	[-1, 32, 16, 16]	9
ConvTranspose2d-45	[-1, 16, 32, 32]	2,048
Conv2d-46	[-1, 16, 32, 32] [-1, 16, 32, 32]	4,608
BatchNorm2d-47	[-1, 16, 32, 32]	32
ReLU-48	[-1, 16, 32, 32]	9
Conv2d-49	[-1, 16, 32, 32]	2,304
BatchNorm2d-50	[-1, 16, 32, 32]	32
ReLU-51	[-1, 16, 32, 32]	9
ConvTranspose2d-52	[-1, 8, 64, 64]	512
Conv2d-53	[-1, 8, 64, 64]	1,152
BatchNorm2d-54	[-1, 8, 64, 64]	16
ReLU-55	[-1, 8, 64, 64]	9
Conv2d-56	[-1, 8, 64, 64]	576
BatchNorm2d-57	[-1, 8, 64, 64]	16
ReLU-58	[-1, 8, 64, 64]	9
Conv2d-59	[-1, 21, 64, 64]	189
0011120 33	,,,	203

Model Training Summary

Testing accuracy: 94.5%

```
Downloading http://host.robots.ox.ac.uk/pascal/VOC/voc2012/VOCtrainval 11-May-2012.tar to ./dataset/VOCtrainval_11-May-2012.tar
            1999639040/1999639040 [00:18<00:00, 108398463.22it/s]
Extracting ./dataset/VOCtrainval_11-May-2012.tar to ./dataset
Evaluation Time: 8.15 sec(s), Acc: 0.94508, Loss: 0.67111
                                                       super(UNet, self). __init__()
def forward(self, x):
                                                       self.channel size1 = 8
                                                       self.channel size2 = 16
       enc1 = self. enc1(x)
                                                       self.channel_size3 = 32
       enc2 = self. enc2 (F. max pool2d (enc1, 2))
                                                       self.channel size4 = 64
      enc3 = self. enc3 (F. max pool2d (enc2, 2))
                                                       self.channel size5 = 128
       enc4 = self. enc4 (F. max pool2d (enc3, 2))
                                                       self.enc1 = self.conv_block(in_channels, self.channel_sizel)
      bottleneck = self.bottleneck(F.max pool2d(enc4, 2)) self.enc2 = self.conv block(self.channel size1, self.channel size2)
                                                       self. enc3 = self. conv block (self. channel size2, self. channel size3)
                                                       self. enc4 = self. conv_block (self. channel_size3, self. channel_size4)
       dec4 = self.upconv4(bottleneck)
       dec4 = torch.cat((dec4, enc4), dim=1)
       dec4 = self. dec4(dec4)
                                                       self.bottleneck = self.conv_block(self.channel_size4, self.channel_size5)
       dec3 = self.upconv3(dec4)
       dec3 = torch.cat((dec3, enc3), dim=1)
                                                       self.upconv4 = nn.ConvTranspose2d(self.channel_size5, self.channel_size4, kernel_size2, stride=2, bias=False)
       dec3 = self. dec3(dec3)
                                                       self. dec4 = self. conv_block(self. channel_size5, self. channel_size4)
                                                       self.upconv3 = nn.ConvTranspose2d(self.channel_size4, self.channel_size3, kernel_size2, stride=2, bias=False)
       dec2 = se1f.upconv2(dec3)
                                                       self. dec3 = self. conv_block(self. channel_size4, self. channel_size3)
       dec2 = torch.cat((dec2, enc2), dim=1)
                                                       self.upconv2 = nn.ConvTranspose2d(self.channel_size3, self.channel_size2, kernel_size=2, stride=2, bias=False)
       dec2 = self. dec2(dec2)
                                                       self. dec2 = self. conv_block(self. channel_size3, self. channel_size2)
                                                       self.upconv1 = nn.ConvTranspose2d(self.channel size2, self.channel size1, kernel size2, stride=2, bias=False)
       dec1 = se1f.upconv1(dec2)
                                                       self. dec1 = self. conv_block(self. channel_size2, self. channel_size1)
       dec1 = torch.cat((dec1, enc1), dim=1)
       dec1 = self.dec1(dec1)
                                                       # Output
                                                       self. outcony = nn. Cony2d(self. channel sizel, out channels, kernel size=1)
      return self. outconv (dec1)
```

Program Translation: from Python to C - Conv2d

Conv2d() in PyTorch

$$\mathrm{out}(N_i, C_{\mathrm{out}_j}) = \mathrm{bias}(C_{\mathrm{out}_j}) + \sum_{k=0}^{C_{\mathrm{in}}-1} \mathrm{weight}(C_{\mathrm{out}_j}, k) \star \mathrm{input}(N_i, k)$$

 torch.nn.Conv2d(in_channels, out_channels, kernel_size, stride=1, padding=0, dilation=1, gro ups=1, bias=True, padding_mode='zeros', device=None, dtype=None)

```
oid conv2d(float* input, float* output, float* filters, int in channels, int out channels, int height, int width, int kernel size, int padding)
  int padded height = height + 2 * padding;
  int padded width = width + 2 * padding;
          memcpy(
              padded input + c * padded height * padded width + (h + padding) * padded width + padding,
  for (int out c = 0; out c < out channels; out c++) {
              for (int j = offset; j < width + offset; j++) {</pre>
                           int in idx = in c * padded height * padded width + (i + x) * padded width + (j + y);
                           int out idx = out c * height * width + (i - offset) * width + (j - offset);
                           output[out idx] += padded input[in idx] * filters[filter idx];
```

Program Translation: from Python to C - ConvTranspose2d


- ConvTranspose2d() in PyTorch
 - torch.nn.ConvTranspose2d(in_channels, out_channels, kernel_size, stride=1, padding=0, outp ut_padding=0, groups=1, bias=True, dilation=1, padding_mode='zeros', device=None, dtype= None)


```
oid conv transpose2d(float* input, float* output, float* filters, int in channels, int out channels, int in height, int in width, int kernel size, int stride)
   int out height = in height * stride;
  int out width = in width * stride;
           for (int i = 0; i < in height; i++) {
               for (int j = 0; j < in width; <math>j++) {
                       for (int y = 0; y < kernel size; <math>y++) {
                           int in idx = in c * in height * in width + i * in width + j;
                           int filter idx = out c * in channels * filter size + in c * filter size + x * kernel size + y;
                           int out i = i * stride + x;
                           int out j = j * stride + y;
                           output[out idx] += input[in idx] * filters[filter idx];
```

Program Translation: from Python to C

- ReLU() in PyTorch $ReLU(x) = (x)^+ = max(0, x)$
 - torch.nn.ReLU(inplace=False)
- BatchNorm2d in PyTorch $y = \frac{x \mathrm{E}[x]}{\sqrt{\mathrm{Var}[x] + \epsilon}} * \gamma + \beta$
 - torch.nn.BatchNorm2d(num_features, eps=1e-05, momentum=0.1, affine=True, track_running_stats=True, device=None, dtype=None)

```
oid batch norm(float* input, float* output, float* gamma, float* beta, int channels, int height, int width, float epsilon)
             float mean = 0.0;
             float var = 0.0;
             for (int i = 0; i < num elements; <math>i++) {
                 mean += input[c * num elements + i];
             mean /= num elements;
             for (int i = 0; i < num elements; <math>i++) {
                 var += (input[c * num elements + i] - mean) * (input[c * num elements + i] - mean);
             var /= num elements;
             for (int i = 0; i < num elements; <math>i++) {
                 int idx = c * num elements + i;
      oid relu(float* input, float* output, int channels, int height, int width) {
        int num elements = channels * height * width;
         for (int i = 0; i < num elements; <math>i++) {
NTU
```





Parameter and Data Quantization

- Original python model use float32 for compute
- Need to quantize as fixed point to reduce hardware complexity and storage
- Parameter : 5 bit, Pixel : 8 bit
- Can reduce 32 bits to 5, 8 bits (fixed point, W5A8)

```
float filerType;
float bufType;
```




```
typedef ac_fixed<5, 1, true> filterType;
typedef ac_fixed<8, 6, true> bufType;
```

Hardware Implementation by HLS

• Use RAM as data buffer, ROM as parameter storage


Resource Type: Xilinx_RAMS.BLOCK_1R1W_RBW Resource Type: Xilinx_ROMS.mgc_rom

2 set of data buffer, ping-pong style




Hardware Implementation: Conv2d

- Minimum hardware resource
- Compute address every cycle, communicate with storage




Hardware Implementation: Batchnorm

- Compute mean, variance for each channel
- Multiply by gamma and beta



Hardware Implementation: Maxpool

Compare with the candidate max value in the filter



Hardware Implementation by HLS

Hardware resources by modules

conv2d	batchnorm	maxpool	transconv	ROM	top
6647	9894	3650	7194	393216	423251

- ROM occupies a large portion
- Reported RAM areas are 0

```
Bill Of Materials (Datapath)

Component Name

Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYS) Delay Post Alloc Post Assign

[Lib: Xilinx_RAMS]

BLOCK_1R1W_RBW(10,12,12,4096,1,4096,12,1)

BLOCK_1R1W_RBW(4,15,12,32768,1,32768,12,1)

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000

0.000
```

FSIC Integration

Integrate a UNET_IP with control signals into the user project 0

```
// output stream
assign sm tvalid = output rsc vld;
assign sm tdata = {20'd0, output rsc dat};
assign ss tready = input rsc rdy;
assign {sm tstrb, sm tkeep, sm tlast} = 0;
// input stream
always @(*) begin
    input rsc dat = ss tdata[11:0];
    input rsc vld = ss tvalid;
    output rsc rdy = sm tready;
end
UNET IP main UNET IP main inst (
    .clk
                   (axi clk
                                   ), // I
                   (reg_rst
    .rst
    .input rsc dat (input rsc dat ), // I
    .input rsc vld (input rsc vld ), // I
    .input rsc rdy (input rsc rdy ), // 0
    .output rsc dat (output rsc dat ), // 0
    .output rsc vld (output rsc vld ), // O
    .output rsc rdy (output rsc rdy )
```

FSIC Integration


• AXI-Lite configuration register address map

Base Address	Offset	Description	
0x3000_0000	0x000	{ap_start, ap_done, ap_idle}	
	0x010	{height, width}	
	0x020	{kernel_size, padding}	
	0x030	{in_channels, out_channels}	


- AXI-Stream
 - Input image to data RAM
 - Output results from data RAM

FSIC Integration


• Program ap_start



Input stream



Pad input and perform calculation



Thank You