

## Machine Level Programming I: Basics

CS 341: Intro. to Computer  
Architecture & Organization

Prof. Andree Jacobson

## Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- ▶ Intro to x86-64

## Intel x86 Processors

- ▶ Totally dominate laptop/desktop/server market
- ▶ Evolutionary design
  - Backwards compatible up until 8086, introduced in 1978
  - Added more features as time goes on
- ▶ Complex instruction set computer (CISC)
  - Many different instructions with many different formats
    - But, only small subset encountered with Linux programs
  - Hard to match performance of Reduced Instruction Set Computers (RISC)
  - But, Intel has done just that!
    - In terms of speed. Less so for low power.

## Intel x86 Evolution: Milestones

<i>Name</i>	<i>Date</i>	<i>Transistors</i>	<i>MHz</i>
▶ 8086	1978	29K	5-10
<ul style="list-style-type: none"> <li>◦ First 16-bit processor. Basis for IBM PC &amp; DOS</li> <li>◦ 1MB address space</li> </ul>			
▶ 386	1985	275K	16-33
<ul style="list-style-type: none"> <li>◦ First 32 bit processor, referred to as IA32</li> <li>◦ Added "flat addressing"</li> <li>◦ Capable of running Unix</li> <li>◦ 32-bit Linux/gcc uses no instructions introduced in later models</li> </ul>			
▶ Pentium 4F	2004	125M	2800-3800
<ul style="list-style-type: none"> <li>◦ First 64-bit processor, referred to as x86-64</li> </ul>			
▶ Core i7	2008	731M	2667-3333

## Intel x86 Processors: Overview

Architectures	Processors
X86-16	8086
	286
X86-32/IA32	386
MMX	486
SSE	Pentium
SSE2	Pentium MMX
SSE3	Pentium III
	Pentium 4
	Pentium 4E
X86-64 / EM64t	Pentium 4F
SSE4	Core 2 Duo
	Core i7

IA: often redefined as latest Intel architecture

## Intel x86 Processors, contd.

### Machine Evolution


386	1985	0.3M
Pentium	1993	3.1M
Pentium/MMX	1997	4.5M
PentiumPro	1995	6.5M
Pentium III	1999	8.2M
Pentium 4	2001	42M
Core 2 Duo	2006	291M
Core i7	2008	731M

### Added Features

- Instructions to support multimedia operations
  - Parallel operations on 1, 2, and 4-byte data, both integer & FP
- Instructions to enable more efficient conditional operations

### Linux/GCC Evolution

- Two major steps: 1) support 32-bit 386. 2) support 64-bit x86-64



## More Information

- Intel processors ([Wikipedia](#))
- Intel [microarchitectures](#)

## New Species: ia64, then IPF, then Itanium,

...

Name	Date	Transistors
Itanium	2001	10M
<ul style="list-style-type: none"> <li>First shot at 64-bit architecture: first called IA64</li> <li>Radically new instruction set designed for high performance</li> <li>Can run existing IA32 programs               <ul style="list-style-type: none"> <li>On-board "x86 engine"</li> </ul> </li> <li>Joint project with Hewlett-Packard</li> </ul>		
Itanium 2	2002	221M
<ul style="list-style-type: none"> <li>Big performance boost</li> </ul>		
Itanium 2 Dual-Core	2006	1.7B
<ul style="list-style-type: none"> <li>Itanium has not taken off in marketplace               <ul style="list-style-type: none"> <li>Lack of backward compatibility, no good compiler support, Pentium 4 got too good</li> </ul> </li> </ul>		

## x86 Clones: Advanced Micro Devices (AMD)

- ▶ Historically
  - AMD has followed just behind Intel
  - A little bit slower, a lot cheaper
- ▶ Then
  - Recruited top circuit designers from Digital Equipment Corp. and other downward trending companies
  - Built Opteron: tough competitor to Pentium 4
  - Developed x86-64, their own extension to 64 bits

## Intel's 64-Bit

- ▶ Intel Attempted Radical Shift from IA32 to IA64
  - Totally different architecture (Itanium)
  - Executes IA32 code only as legacy
  - Performance disappointing
- ▶ AMD Stepped in with Evolutionary Solution
  - x86-64 (now called "AMD64")
- ▶ Intel Felt Obligated to Focus on IA64
  - Hard to admit mistake or that AMD is better
- ▶ 2004: Intel Announces EM64T extension to IA32
  - Extended Memory 64-bit Technology
  - Almost identical to x86-64!
- ▶ All but low-end x86 processors support x86-64
  - But, lots of code still runs in 32-bit mode

## Our Coverage

- ▶ IA32
  - The traditional x86
- ▶ x86-64/EM64T
  - The "emerging" standard
- ▶ Presentation
  - Book presents IA32 in Sections 3.1—3.12
  - Covers x86-64 in 3.13
  - We will cover both simultaneously
  - Some labs will be based on x86-64, others on IA32


## Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- ▶ Intro to x86-64

## Definitions


- ▶ **Architecture:** (instruction set architecture: ISA)
  - The interface to the processor: one must understand to write assembly code
  - Examples: instruction set specification, registers.
- ▶ **Microarchitecture:** Implementation of the architecture.
  - Examples: cache sizes and core frequency.
- ▶ **Example ISAs (Intel):** x86, IA, IPF
  - Others: Z80, MIPS, Java Bytecode, ..., others?

## Assembly Programmer's View



- ▶ **Programmer-Visible State**
  - **PC: Program counter**
    - Address of next instruction
    - Called "EIP" (IA32) or "RIP" (x86-64)
  - **Register file**
    - Heavily used program data
  - **Condition codes**
    - Store status information about most recent arithmetic operation
    - Used for conditional branching
- **Memory**
  - Byte addressable array
  - Code, user data, (some) OS data
  - Includes stack used to support procedures

## Turning C into Object Code



## Compiling Into Assembly

### C Code

```
int sum(int x, int y)
{
    int t = x+y;
    return t;
}
```

### Generated IA32 Assembly

```
sum:
    pushl %ebp
    movl %esp,%ebp
    movl 12(%ebp),%eax
    addl 8(%ebp),%eax
    popl %ebp
    ret
```

Some compilers use instruction "leave"

Obtain with command

```
/usr/local/bin/gcc -O1 -S code.c
```

Produces file code.s

## Assembly Characteristics: Data Types

- ▶ “Integer” data of 1, 2, or 4 bytes
  - Data values
  - Addresses (untyped pointers)
- ▶ Floating point data of 4, 8, or 10/12 bytes
- ▶ No aggregate types such as arrays or structures
  - Just contiguously allocated bytes in memory

## Assembly Characteristics: Operations

- ▶ Perform arithmetic function on register or memory data
- ▶ Transfer data between memory and register
  - Load data from memory into register
  - Store register data into memory
- ▶ Transfer control
  - Unconditional jumps to/from procedures
  - Conditional branches

## Object Code

Code for sum

0x401040 <sum>:

0x55  
0x89  
0xe5  
0x8b  
0x45  
0x0c  
0x03  
0x45  
0x08  
0x5d  
0xc3

- Total of 11 bytes
- Each instruction 1, 2, or 3 bytes
- Starts at address 0x401040

- ▶ Assembler
  - Translates .s into .o
  - Binary encoding of each instruction
  - Nearly-complete image of executable code
  - Missing linkages between code in different files
- ▶ Linker
  - Resolves references between files
  - Combines with static run-time libraries
    - E.g., code for **malloc**, **printf**
  - Some libraries are *dynamically linked*
    - Linking occurs when program begins execution

## Machine Instruction Example

```
int t = x+y;
```

```
addl 8(%ebp),%eax
```

Similar to expression:

`x += y`

More precisely:

```
int eax;
int *ebp;
eax += ebp[2]
```

```
0x80483ca: 03 45 08
```

- ▶ C Code
  - Add two signed integers
- ▶ Assembly
  - Add 2 4-byte integers
    - “Long” words in GCC parlance
    - Same instruction whether signed or unsigned
  - Operands:
 

<b>x:</b>	Register	<b>%eax</b>
<b>y:</b>	Memory	<b>M[%ebp+8]</b>
<b>t:</b>	Register	<b>%eax</b>

    - Return function value in **%eax**
- ▶ Object Code
  - 3-byte instruction
  - Stored at address **0x80483ca**

## Disassembling Object Code

Disassembled

```
080483c4 <sum>:
80483c4: 55      push    %ebp
80483c5: 89 e5   mov     %esp,%ebp
80483c7: 8b 45 0c mov     0xc(%ebp),%eax
80483ca: 03 45 08 add     0x8(%ebp),%eax
80483cd: 5d      pop     %ebp
80483ce: c3      ret
```

- ▶ Disassembler
  - objdump -d p**
    - Useful tool for examining object code
    - Analyzes bit pattern of series of instructions
    - Produces approximate rendition of assembly code
    - Can be run on either a.out (complete executable) or .o file

## Alternate Disassembly

Object

Disassembled

```
0x401040:
0x55
0x89
0xe5
0x8b
0x45
0x0c
0x03
0x45
0x08
0x5d
0xc3
```

```
Dump of assembler code for function sum:
0x080483c4 <sum+0>:      push    %ebp
0x080483c5 <sum+1>:      mov     %esp,%ebp
0x080483c7 <sum+3>:      mov     0xc(%ebp),%eax
0x080483ca <sum+6>:      add     0x8(%ebp),%eax
0x080483cd <sum+9>:      pop     %ebp
0x080483ce <sum+10>:     ret
```

- ▶ Within gdb Debugger
  - gdb p**
  - disassemble sum**
    - Disassemble procedure
  - x/11xb sum**
    - Examine the 11 bytes starting at sum

## What Can be Disassembled?

```
% objdump -d WINWORD.EXE

WINWORD.EXE:  file format pei-i386

No symbols in "WINWORD.EXE".
Disassembly of section .text:


30001000 <.text>:
30001000: 55      push    %ebp
30001001: 8b ec   mov     %esp,%ebp
30001003: 6a ff   push    $0xffffffff
30001005: 68 90 10 00 30 push    $0x30001090
3000100a: 68 91 dc 4c 30 push    $0x304cdc91
```

- ▶ Anything that can be interpreted as executable code
- ▶ Disassembler examines bytes and reconstructs assembly source

## Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- ▶ Intro to x86-64

## Integer Registers (IA32)




## Moving Data: IA32

### ► Moving Data

**movl Source, Dest:**

### ► Operand Types

- **Immediate:** Constant integer data
  - Example: `$0x400, $-533`
  - Like C constant, but prefixed with '\$'
  - Encoded with 1, 2, or 4 bytes
- **Register:** One of 8 integer registers
  - Example: `%eax, %edx`
  - But `%esp` and `%ebp` reserved for special use
  - Others have special uses for particular instructions
- **Memory:** 4 consecutive bytes of memory at address given by register
  - Simplest example: `($x)`
  - Various other "address modes"



## movl Operand Combinations

	Source	Dest	Src, Dest	C Analog
movl	Imm	Reg	movl \$0x4, %eax	temp = 0x4;
		Mem	movl \$-147, (%eax)	*p = -147;
	Reg	Reg	movl %eax, %edx	temp2 = temp1;
		Mem	movl %eax, (%edx)	*p = temp;
	Mem	Reg	movl (%eax), %edx	temp = *p;

*Cannot do memory-memory transfer with a single instruction*

## Simple Memory Addressing Modes

- Normal (R) Mem[Reg[R]]
  - Register R specifies memory address

**movl (%ecx), %eax**

- Displacement D(R) Mem[Reg[R]+D]
  - Register R specifies start of memory region
  - Constant displacement D specifies offset

**movl 8(%ebp), %edx**

## Using Simple Addressing Modes

```

void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}

```

```

swap:
    pushl %ebp
    movl  %esp,%ebp
    pushl %ebx
    movl  8(%ebp), %edx
    movl  12(%ebp), %ecx
    movl  (%edx), %ebx
    movl  (%ecx), %eax
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)

    popl  %ebx
    popl  %ebp
    ret

```

Set Up

Body

Finish

## Using Simple Addressing Modes

```

void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}

```

```

swap:
    pushl %ebp
    movl  %esp,%ebp
    pushl %ebx
    movl  8(%ebp), %edx
    movl  12(%ebp), %ecx
    movl  (%edx), %ebx
    movl  (%ecx), %eax
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)

    popl  %ebx
    popl  %ebp
    ret

```

Set Up

Body

Finish

## Understanding Swap

```

void swap(int *xp, int *yp)
{
    int t0 = *xp;
    int t1 = *yp;
    *xp = t1;
    *yp = t0;
}


```

Register	Value
%edx	xp
%ecx	yp
%ebx	t0
%eax	t1

```

movl  8(%ebp), %edx  # edx = xp
movl  12(%ebp), %ecx # ecx = yp
movl  (%edx), %ebx   # ebx = *xp (t0)
movl  (%ecx), %eax   # eax = *yp (t1)
movl  %eax, (%edx)   # *xp = t1
movl  %ebx, (%ecx)   # *yp = t0

```




## Understanding Swap

%eax	
%edx	
%ecx	
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

```

movl  8(%ebp), %edx  # edx = xp
movl  12(%ebp), %ecx # ecx = yp
movl  (%edx), %ebx   # ebx = *xp (t0)
movl  (%ecx), %eax   # eax = *yp (t1)
movl  %eax, (%edx)   # *xp = t1
movl  %ebx, (%ecx)   # *yp = t0

```





## Understanding Swap

%eax	
%edx	0x124
%ecx	
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	123 0x124
	456 0x120
	0x11c
	0x118
	0x114
yp 12	0x110
xp 8	0x10c
	0x108
%ebp → 0	0x104
-4	0x100

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Understanding Swap

%eax	
%edx	0x124
%ecx	0x120
%ebx	
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	123 0x124
	456 0x120
	0x11c
	0x118
	0x114
yp 12	0x110
xp 8	0x10c
	0x108
%ebp → 0	0x104
-4	0x100

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Understanding Swap

%eax	
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	123 0x124
	456 0x120
	0x11c
	0x118
	0x114
yp 12	0x110
xp 8	0x10c
	0x108
%ebp → 0	0x104
-4	0x100

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	123 0x124
	456 0x120
	0x11c
	0x118
	0x114
yp 12	0x110
xp 8	0x10c
	0x108
%ebp → 0	0x104
-4	0x100

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	456 0x124
	456 0x120
yp 12	0x110
xp 8	0x10c
%ebp → 0	
-4	

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Understanding Swap

%eax	456
%edx	0x124
%ecx	0x120
%ebx	123
%esi	
%edi	
%esp	
%ebp	0x104

Offset	Address
	456 0x124
	<b>123</b> 0x120
yp 12	0x110
xp 8	0x10c
%ebp → 0	
-4	

```

movl 8(%ebp), %edx # edx = xp
movl 12(%ebp), %ecx # ecx = yp
movl (%edx), %ebx # ebx = *xp (t0)
movl (%ecx), %eax # eax = *yp (t1)
movl %eax, (%edx) # *xp = t1
movl %ebx, (%ecx) # *yp = t0

```

## Complete Memory Addressing Modes

### ► Most General Form

$D(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri] + D]$

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
  - Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (*why these numbers?*)

### ► Special Cases

$(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri]]$   
 $D(Rb, Ri) \quad \text{Mem}[\text{Reg}[Rb] + \text{Reg}[Ri] + D]$   
 $(Rb, Ri, S) \quad \text{Mem}[\text{Reg}[Rb] + S * \text{Reg}[Ri]]$

## Today: Machine Programming I: Basics

- History of Intel processors and architectures
- C, assembly, machine code
- Assembly Basics: Registers, operands, move
- Intro to x86-64


## Data Representations: IA32 + x86-64

### ► Sizes of C Objects (in Bytes)

C Data Type	Generic 32-bit	Intel IA32	x86-64
• unsigned	4	4	4
• int	4	4	4
• long int	4	4	8
• char	1	1	1
• short	2	2	2
• float	4	4	4
• double	8	8	8
• long double	8	10/12	16
• char *	4	4	8

• Or any other pointer

## Integer Registers (IA32)



## x86-64 Integer Registers

%rax	%eax	%r8	%r8d
%rbx	%ebx	%r9	%r9d
%rcx	%ecx	%r10	%r10d
%rdx	%edx	%r11	%r11d
%rsi	%esi	%r12	%r12d
%rdi	%edi	%r13	%r13d
%rsp	%esp	%r14	%r14d
%rbp	%ebp	%r15	%r15d

- Extend existing registers. Add 8 new ones.
- Make %ebp/%rbp general purpose

## Instructions

- Long word l (4 Bytes) ↔ Quad word q (8 Bytes)
- New instructions:
  - movl → movq
  - addl → addq
  - sall → salq
  - etc.
- 32-bit instructions that generate 32-bit results
  - Set higher order bits of destination register to 0
  - Example: addl

### 32-bit code for swap

```

swap:
    pushl %ebp
    movl  %esp,%ebp
    pushl %ebx
    movl  8(%ebp), %edx
    movl  12(%ebp), %ecx
    movl  (%edx), %ebx
    movl  (%ecx), %eax
    movl  %eax, (%edx)
    movl  %ebx, (%ecx)

    popl  %ebx
    popl  %ebp
    ret

```

Annotations:

- Set Up:** `pushl %ebp`, `movl %esp,%ebp`, `pushl %ebx`
- Body:** `movl 8(%ebp), %edx`, `movl 12(%ebp), %ecx`, `movl (%edx), %ebx`, `movl (%ecx), %eax`, `movl %eax, (%edx)`, `movl %ebx, (%ecx)`
- Finish:** `popl %ebx`, `popl %ebp`, `ret`

### 64-bit code for swap

```

swap:
    movl  (%rdi), %edx
    movl  (%rsi), %eax
    movl  %eax, (%rdi)
    movl  %edx, (%rsi)

    ret

```

Annotations:

- Set Up:** (None)
- Body:** `movl (%rdi), %edx`, `movl (%rsi), %eax`, `movl %eax, (%rdi)`, `movl %edx, (%rsi)`
- Finish:** `ret`

- ▶ Operands passed in registers (why useful?)
  - First (xp) in %rdi, second (yp) in %rsi
  - 64-bit pointers
- ▶ No stack operations required
- ▶ 32-bit data
  - Data held in registers %eax and %edx
  - `movl` operation

### 64-bit code for long int swap

```

swap_l:
    movq  (%rdi), %rdx
    movq  (%rsi), %rax
    movq  %rax, (%rdi)
    movq  %rdx, (%rsi)

    ret

```

Annotations:

- Set Up:** (None)
- Body:** `movq (%rdi), %rdx`, `movq (%rsi), %rax`, `movq %rax, (%rdi)`, `movq %rdx, (%rsi)`
- Finish:** `ret`

- ▶ 64-bit data
  - Data held in registers %rax and %rdx
  - `movq` operation
    - “q” stands for quad-word

### Machine Programming I: Summary

- ▶ History of Intel processors and architectures
  - Evolutionary design leads to many quirks and artifacts
- ▶ C, assembly, machine code
  - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- ▶ Assembly Basics: Registers, operands, move
  - The x86 move instructions cover wide range of data movement forms
- ▶ Intro to x86-64
  - A major departure from the style of code seen in IA32