

Machine Level Programming I: Basics

CS 341: Intro. to Computer Architecture & Organization

Prof. Andree Jacobson

Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- Intro to x86-64

Intel x86 Processors


- ▶ Totally dominate laptop/desktop/server market
- Evolutionary design
 - Backwards compatible up until 8086, introduced in 1978
 - · Added more features as time goes on
- Complex instruction set computer (CISC)
 - Many different instructions with many different formats
 - But, only small subset encountered with Linux programs
 - Hard to match performance of Reduced Instruction Set Computers (RISC)
 - But, Intel has done just that!
 - · In terms of speed. Less so for low power.

Intel x86 Evolution: Milestones

Name	Date	Transistors	MHz
▶ 8086	1978	29K	5-10

- First 16-bit processor. Basis for IBM PC & DOS
- 1MB address space
- ▶ 386 1985 275K 16-33
- First 32 bit processor , referred to as IA32
- Added "flat addressing"
- Capable of running Unix
- 32-bit Linux/gcc uses no instructions introduced in later models
- ▶ Pentium 4F 2004 125M 2800-3800
 - First 64-bit processor, referred to as x86-64
- Core i7 2008 731M 2667-3333

Intel x86 Processors: Overview Architectures **Processors** 8086 X86-16 286 386 X86-32/IA32 486 MMX Pentium Pentium MMX SSE SSE2 Pentium III SSE3 Pentium 4 Pentium 4E X86-64 / EM64t Pentium 4F Core 2 Duo IA: often redefined as latest Intel architecture



More Information

- ▶ Intel processors (Wikipedia)
- ▶ Intel microarchitectures

New Species: ia64, then IPF, then Itanium,

•••

NameDateTransistors▶ Itanium200110M

 $^{\circ}~$ First shot at 64-bit architecture: first called IA64

 $\,\circ\,\,$ Radically new instruction set designed for high performance

Can run existing IA32 programs
 On-board "x86 engine"

Joint project with Hewlett-Packard

▶ Itanium 2 2002 221M

Big performance boost

Big performance boost
 Itanium 2 Dual-Core 2006 1.7B

▶ Itanium has not taken off in marketplace

 Lack of backward compatibility, no good compiler support, Pentium 4 got too good

x86 Clones: Advanced Micro Devices (AMD)

- ▶ Historically
 - AMD has followed just behind Intel
- A little bit slower, a lot cheaper
- ▶ Then
 - Recruited top circuit designers from Digital Equipment Corp.
 and other downward trending companies
 - Built Opteron: tough competitor to Pentium 4
 - Developed x86-64, their own extension to 64 bits

Intel's 64-Bit

- ▶ Intel Attempted Radical Shift from IA32 to IA64
 - Totally different architecture (Itanium)
 - Executes IA32 code only as legacy
 - Performance disappointing
- AMD Stepped in with Evolutionary Solution
 - x86-64 (now called "AMD64")
- ▶ Intel Felt Obligated to Focus on IA64
- Hard to admit mistake or that AMD is better
- ▶ 2004: Intel Announces EM64T extension to IA32
- Extended Memory 64-bit Technology
- Almost identical to x86-64!
- All but low-end x86 processors support x86-64
 - But, lots of code still runs in 32-bit mode

Our Coverage


- ▶ IA32
 - The traditional x86
- ▶ x86-64/EM64T
- The "emerging" standard
- Presentation
- Book presents IA32 in Sections 3.1—3.12
- Covers x86-64 in 3.13
- We will cover both simultaneously
- Some labs will be based on x86-64, others on IA32

Today: Machine Programming I: Basics


- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- ▶ Intro to x86-64

Definitions

- Architecture: (instruction set architecture: ISA)
 - The interface to the processor: one must understand to write assembly code
 - Examples: instruction set specification, registers.
- Microarchitecture: Implementation of the architecture.
 - Examples: cache sizes and core frequency.
- Example ISAs (Intel): x86, IA, IPF
- Others: Z80, MIPS, Java Bytecode, ..., others?



Turning C into Object Code Code in files p1.c p2.c • Compile with command: gcc -O1 p1.c p2.c -o p Use basic optimizations (-01) • Put resulting binary in file p Also, preprocess! Still... Text! text C program (p1.c p2.c) Compiler (gcc -S) text Asm program (p1.s p2.s) Assembler (gcc or as) binary Object program (p1.o p2.o) Static libraries (.a) Linker (gcc or 1d) binary Executable program (p)




Assembly Characteristics: Data Types

- "Integer" data of 1, 2, or 4 bytes
 - Data values
 - Addresses (untyped pointers)
- ▶ Floating point data of 4, 8, or 10/12 bytes
- ▶ No aggregate types such as arrays or structures
 - Just contiguously allocated bytes in memory

Assembly Characteristics: Operations

- ▶ Perform arithmetic function on register or memory data
- ▶ Transfer data between memory and register
 - Load data from memory into register
 - Store register data into memory
- Transfer control
 - Unconditional jumps to/from procedures
 - Conditional branches

Object Code Code for sum Assembler 0x401040 <sum>: Translates .s into .o 0x55 Binary encoding of each instruction 0x89 Nearly-complete image of executable code 0x8b Missing linkages between code in different 0x45 files 0x0c Linker 0x03 Resolves references between files 0x45 Total of 11 bytes Combines with static run-time libraries 0x08 Each instruction 0x5d • E.g., code for malloc, printf 1, 2, or 3 bytes 0xc3 Some libraries are dynamically linked Starts at address · Linking occurs when program begins 0x401040 execution



Disassembling Object Code

Disassembled

```
080483c4 <sum>:
80483c4: 55 push %ebp
80483c5: 89 e5 mov %esp,%ebp
80483c7: 8b 45 0c mov 0xc(%ebp), %eax
80483ca: 03 45 08 add 0x8(%ebp), %eax
80483cd: 5d pop %ebp
80483ce: c3 ret
```

- Disassembler
- objdump -d p
- · Useful tool for examining object code
- Analyzes bit pattern of series of instructions
- Produces approximate rendition of assembly code
- Can be run on either a .out (complete executable) or .o file

Alternate Disassembly

Object 0x401040: 0x55 0x89 0xe5 0x8b 0x45 0x0c 0x03 0x45 0x08 0x5d 0xc3

Disassembled

Dump of assembler code for function sum: 0x080483c4 <sum+0>: push %ebp 0x080483c5 <sum+1>: mov %esp,%ebp 0x080483c7 <sum+3>: mov 0xc(%ebp), %eax 0x080483ca <sum+6>: add 0x8(%ebp), %eax 0x080483cd <sum+9>: pop %ebp 0x080483ce <sum+10>: ret

- Within gdb Debugger gdb p
 - disassemble sum Disassemble procedure

 - x/11xb sum
 - Examine the 11 bytes starting at sum


What Can be Disassembled?

```
% objdump -d WINWORD.EXE
WINWORD.EXE: file format pei-i386
No symbols in "WINWORD.EXE".
Disassembly of section .text:
30001000 <.text>:
30001000: 55 push %ebp
30001001: 8b ec mov %esp,%ebp
30001003: 6a ff push $0xffffffff
30001005: 68 90 10 00 30 push $0x30001090
3000100a: 68 91 dc 4c 30 push $0x304cdc91
```

- Anything that can be interpreted as executable code
- ▶ Disassembler examines bytes and reconstructs assembly source

Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- Intro to x86-64



Moving Data: IA32

- Moving Data mov1 Source, Dest:
- Operand Types
 - Immediate: Constant integer data
 - Example: \$0x400.\$-533
 - Like C constant, but prefixed with \\$' • Encoded with 1, 2, or 4 bytes

 - Register: One of 8 integer registers
 - Example: %eax, %edx
 - But %esp and %ebp reserved for special use
 - · Others have special uses for particular instructions
 - Memory: 4 consecutive bytes of memory at address given by register

%eax

%ecx

%edx

%ebx

%esi


%edi

%esp

%ebp

- Simplest example: (\$x)
- · Various other "address modes"

mov1 Operand Combinations



Cannot do memory-memory transfer with a single instruction

Simple Memory Addressing Modes


- Normal (R) Mem[Reg[R]]
 - Register R specifies memory address


movl (%ecx), %eax


- ▶ Displacement D(R) Mem[Reg[R]+D]
 - Register R specifies start of memory region
 - Constant displacement D specifies offset


mov1 8(%ebp),%edx


Using Simple Addressing Modes swap: pushl %ebp void swap(int *xp, int *yp) movl %esp, %ebp pushl %ebx int t0 = *xp;int t1 = *yp;*xp = t1;8(%ebp), %edx movl *yp = t0;12(%ebp), %ecx movl movl (%edx), %ebx movl (%ecx), %eax Body movl %eax, (%edx) movl %ebx, (%ecx) %ebx popl popl %ebp Finish























Complete Memory Addressing Modes

▶ Most General Form

D(Rb,Ri,S) Mem[Reg[Rb]+S*Reg[Ri]+D]

- D: Constant "displacement" 1, 2, or 4 bytes
- Rb: Base register: Any of 8 integer registers
- Ri: Index register: Any, except for %esp
 Unlikely you'd use %ebp, either
- S: Scale: 1, 2, 4, or 8 (why these numbers?)

▶ Special Cases

 (Rb,Ri)
 Mem[Reg[Rb]+Reg[Ri]]


 D(Rb,Ri)
 Mem[Reg[Rb]+Reg[Ri]+D]

 _(Rb,Ri,S)
 Mem[Reg[Rb]+S*Reg[Ri]]


Today: Machine Programming I: Basics

- ▶ History of Intel processors and architectures
- ▶ C, assembly, machine code
- ▶ Assembly Basics: Registers, operands, move
- ▶ Intro to x86-64

Data Representations: IA32 + x86-64 Sizes of C Objects (in Bytes) C Data Type Generic 32-bit Intel IA32 x86-64 unsigned 4 4 int 4 4 4 long int 8 char 1 1 1 2 · short 2 2 float 4 4 4 double 8 8 8 long double 10/12 16 · char * 8 · Or any other pointer



x86-64 Integer Registers %r8 %r8d %rax %eax %ebx %r9 %r9d %rbx %r10 %r10d %rcx %ecx %r11d %rdx %edx %r11 %r12d %rsi %esi %r12 %rdi %edi %r13 %r13d %r14 %r14d %rsp esp %ebp %r15d %rbp %r15 • Extend existing registers. Add 8 new ones. • Make %ebp/%rbp general purpose



32-bit code for swap swap: pushl %ebp void swap(int *xp, int *yp) Set movl %esp, %ebp pushl %ebx int t0 = *xp; int t1 = *yp;movl 8(%ebp), %edx *xp = t1;*yp = t0;12(%ebp), %ecx (%edx), %ebx movl Body movl (%ecx), %eax %eax, (%edx) movl movl %ebx, (%ecx) %ebx popl Finish %ebp popl ret

```
64-bit code for swap
                                                                void swap(int *xp, int *yp)
                                                                    Up
   int t0 = *xp;
                                      movl
                                              (%rdi), %edx
                                                                    Body
   int t1 = *yp;
                                              (%rsi), %eax
    *xp = t1;
                                              %eax, (%rdi)
                                      movl
    *yp = t0;
                                      movl
                                              %edx, (%rsi)
                                                                 ≻ Finish
Operands passed in registers (why useful?)

    First (xp) in %rdi, second (yp) in %rsi

    64-bit pointers

    No stack operations required

32-bit data
 • Data held in registers %eax and %edx

    mov1 operation
```

64-bit code for long int swap void swap(long *xp, long *yp) (%rdi), %rdx long t0 = *xp; movq long t1 = *yp;(%rsi), %rax movq *xp = t1;%rax, (%rdi) movq *yp = t0;%rdx, (%rsi) movq > Finish ret ▶ 64-bit data • Data held in registers %rax and %rdx movq operation · "q" stands for quad-word

Machine Programming I: Summary

- History of Intel processors and architectures
 - Evolutionary design leads to many quirks and artifacts
- ▶ C, assembly, machine code
 - Compiler must transform statements, expressions, procedures into low-level instruction sequences
- ▶ Assembly Basics: Registers, operands, move
 - The x86 move instructions cover wide range of data movement forms
- ▶ Intro to x86-64
 - $\circ~$ A major departure from the style of code seen in IA32 $\,$