






Cache Memories Cache memories are small, fast SRAM-based memories Automatically managed by hardware Hold frequently accessed blocks of main memory CPU looks for data in caches, then in main memory. Typical system structure: CPU chip Register file Bus interface Nain Main Main

































What about writes? Multiple copies of data exist: L1, L2, Main Memory, Disk What to do on a write-hit? Write-through (update memory immediately) Write-back (defer memory update until replacement of line) Need a dirty bit (line different from memory or not) What to do on a write-miss? Write-allocate (load into cache, update line in cache) Good if more accesses to the location follow No-write-allocate (writes immediately to memory) Typical Write-through + No-write-allocate Write-back + Write-allocate



Cache Performance Metrics

Miss Rate

- Fraction of memory references not found in cache = 1 hit rate
- Typical numbers (in percentages):
- 3-10% for L1
- can be quite small (e.g., <1%) for L2, depending on size, etc.

Hit Time

- · Time to deliver a line in the cache to the processor
- · includes time to determine whether the line is in the cache
- Typical numbers:
- 1-2 clock cycleforL1
- 5-20 clock cydes for L2

Miss Penalty

- · Additional time required because of a miss
 - typically 50-200 cycles for main memory (Trend: increasing!)

Lets think about those numbers

- ▶ Huge difference between a hit and a miss
 - Could be 100x, if just L1 and main memory
- ▶ Would you believe 99% hits is twice as good as 97%?
- Consider: cache hit time of 1 cycle miss penalty of 100 cycles
- Average access time:
 97% hits: 1 cycle + 0.03 * 100 cyc
 - 97% hits: 1 cycle + 0.03 * 100 cycles = 4 cycles 99% hits: 1 cycle + 0.01 * 100 cycles = 2 cycles
- → This is why "miss rate" is used instead of "hit rate"

Impact of Cache Organization

- Larger caches → slower access times (or greater cost) and increased power consumption
- Larger blocks → fewer cache lines
 - decreased performance for programs that have high temporal locality
 - also have higher miss penalty (more data to retrieve)
- → Higer associativity → lower conflict misses
 - expensive and slower access time
 - miss penalty may increase depending on eviction mechanisms

Writing Cache Friendly Code

- ▶ Make the common case go fast
 - Focus on the inner loops of the core functions
- ▶ Minimize the misses in the inner loops
 - Repeated references to variables are good (temporal locality)
 - Stride-1 reference patterns are good (spatial locality)

Qualitative concept of locality is quantified through our understanding of cache memories.

The Memory Mountain

- Read throughput (read bandwidth)
 - Number of bytes read from memory per second (MB/s)
- ▶ Memory mountain: Measured read throughput as a function of spatial and temporal locality.
 - Compact way to characterize memory system performance.

Memory Mountain Test Function


```
/* The test function */
void test(int elems, int stride) {
   int i, result = 0;
   volatile int sink;


   for (i = 0; i < elems; i += stride)
        result += data[i];


   sink = result; /* So compiler doesn't optimize away the loop */
}

/* Run test(elems, stride) and return read throughput (MB/s) */
double run(int size, int stride, double Mhz)
{
   double cycles;
   int elems = size / sizeof(int);

   test(elems, stride);
   cycles = fcyc2(test, elems, stride, 0); /* call test(elems, stride) */
   return (size / stride) / (cycles / Mhz); /* convert cycles to MB/s */
}</pre>
```








Today

- ▶ Cache organization and operation
- ▶ Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality

Miss Rate Analysis for Matrix Multiply

- Assume:
 - Line size = 32Bytes (big enough for eight 32-bit words)
- Matrix dimension (N) is very large
 - Approximate 1/N as 0.0
- · Cache is not even big enough to hold multiple rows
- Analysis Method:
 - Look at access pattern of inner loop



Matrix Multiplication Example

- ▶ Description:
 - Multiply Nx N matrices
 - O(N³) total operations
 - N reads per source element
 - N values summed per destination
 - may be able to hold in register

```
/* ijk */
for (i=0; i<n; i++)
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
}
</pre>
```

Layout of C Arrays in Memory (review)

- ▶ C arrays allocated in row-major order
- ▶ Stepping through columns in one row:

```
o for (i = 0; i < N; i++)
sum += a[0][i];</pre>
```

- accesses successive elements: exploits spatial locality
- o if block size (B) > 4 bytes,
- compulsory miss rate = 4 bytes / B
- → Stepping through rows in one column:

```
o for (i = 0; i < n; i++)
sum += a[i][0];</pre>
```

- accesses distant elements: no spatial locality!
 - compulsory miss rate = 1 (i.e. 100%)

Matrix Multiplication (ijk)

```
/* ijk */
for (i=0; i<n; i++) {
  for (j=0; j<n; j++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum;
  }

Misses per inner loop iteration:

A B C
Row-wise Column-
wise

Misses per inner loop iteration:


A B C

O.125 1.0 O.0
```

Matrix Multiplication (jik)


```
/* jik */
for (j=0; j<n; j++) {
  for (i=0; i<n; i++) {
    sum = 0.0;
    for (k=0; k<n; k++)
        sum += a[i][k] * b[k][j];
    c[i][j] = sum
  }
}</pre>
```

```
<u>Misses per inner loop iteration:</u>
<u>A</u>
<u>B</u>
<u>C</u>
0.125
1.0
0.0
```



Matrix Multiplication (kij)

```
/* kij */
for (k=0; k< n; k++) {
 for (i=0; i<n; i++) {
   r = a[i][k];
   for (j=0; j< n; j++)
     c[i][j] += r * b[k][j];
```




Misses per inner loop iteration:

0.0 0.125 0.125

Matrix Multiplication (ikj)

```
* 1kj */
for (i=0; i<n; i++) {
 for (k=0; k< n; k++) {
   r = a[i][k];
   for (j=0; j<n; j++)
     c[i][j] += r * b[k][j];
```



Misses per inner loop iteration:


0.125


0.0 0.125

Matrix Multiplication (kji)

Matrix Multiplication (jki)

```
/* jki */
for (j=0; j<n; j++) {
 for (k=0; k< n; k++) {
   r = b[k][j];
   for (i=0; i<n; i++)
     c[i][j] += a[i][k] * r;
```






Misses per inner loop iteration:

0.0

1.0

1.0



Misses per inner loop iteration:

<u>A</u> 1.0

Summary of Matrix Multiplication

```
for (i=0; i<n; i++)
 for (j=0; j < n; j++) {
  sum = 0.0;
  for (k=0; k< n; k++)
   sum += a[i][k] * b[k][j];
  c[i][j] = sum;
for (k=0; k< n; k++) {
for (i=0; i< n; i++) {
 r = a[i][k];
 for (j=0; j< n; j++)
 c[i][j] += r * b[k][j];
for (j=0; j<n; j++) {
for (k=0; k< n; k++) {
  r = b[k][j];
  for (i=0; i<n; i++)
  c[i][j] += a[i][k] * r;
```

ijk (& jik):


- 2 loads, 0 stores
- misses/iter = 1.125

kij (& ikj):

- 2 loads, 1 store
- misses/iter = 0.25


jki (& kji):


- 2 loads, 1 store
- misses/iter = 2.0





Today

- ▶ Cache organization and operation
- ▶ Performance impact of caches
 - The memory mountain
 - Rearranging loops to improve spatial locality
 - Using blocking to improve temporal locality










Cache Miss Analysis

- Assume:
 - Cache block = 8 doubles
 - Cache size C << n (much smaller than n)
 - ∘ Three blocks fit into cache: 3B² < C
- ▶ Second (block) iteration:
 - Same as first iteration
 - \circ 2n/B * B²/8 = nB/4



n/B blocks

- Total misses:
 - \circ nB/4 * (n/B)² = n³/(4B)

Summary

- ▶ No blocking: (9/8) * n³
- ▶ Blocking: 1/(4B) * n³
- ▶ Suggest largest possible block size B, but limit 3B² < C!
- Reason for dramatic difference:
 - Matrix multiplication has inherent temporal locality:
 - Input data: 3n2, computation 2n3
 - · Every array elements used O(n) times!
 - But program has to be written properly

Concluding Observations

- ▶ Programmer can optimize for cache performance
 - How data structures are organized
 - How data are accessed
 - Nested loop structure
 - · Blocking is a general technique
- All systems favor "cache friendly code"
 - Getting absolute optimum performance is very platform specific
 - · Cache sizes, line sizes, associativities, etc.
 - Can get most of the advantage with generic code
 - Keep working set reasonably small (temporal locality)
 - Use small strides (spatial locality)